View DS26528GNA5_8686747.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 of 276 rev: 112907 note: some revisions of this device may incor porate deviations from published specifications known as erra ta. multiple revisions of any device may be simultaneously available through various sales channel s. for information about device errata, click here: www.maxim-ic.com/errata . general description the ds26528 is a single-chip 8-port framer and line interface unit (liu) combination for t1, e1, and j1 applications. each channel is independently configurable, supporting both long-haul and short-haul lines. applications routers channel service units (csus) data service units (dsus) muxes switches channel banks t1/e1 test equipment functional diagram ds26528 t1/j1/e1 transceiver t1/e1/j1 network backplane tdm x8 ordering information part temp range pin-package ds26528g 0 c to +70 c 256 te-csbga ds26528g+ 0 c to +70 c 256 te-csbga ds26528gn -40 c to +85 c 256 te-csbga ds26528gn+ -40 c to +85 c 256 te-csbga + denotes lead-free/rohs compliant device. features eight complete t1, e1, or j1 long-haul/short- haul transceivers (liu plus framer) independent t1, e1, or j1 selections for each transceiver internal software-sele ctable transmit- and receive-side termination for 100 t1 twisted pair, 110 j1 twisted pair, 120 e1 twisted pair, and 75 e1 coaxial applications crystal-less jitter attenuator can be selected for transmit or receive path; jitter attenuator meets ets ctr 12/13, itu-t g.736, g.742, g.823, and at&t pub 62411 external master clock can be multiple of 2.048mhz or 1.544mhz for t1/j1 or e1 operation; this clock is internally adapted for t1 or e1 usage in the host mode receive-signal level indication from -2.5db to -36db in t1 mode and -2.5db to -44db in e1 mode in approximate 2.5db increments transmit open- and short-circuit detection liu los in accordance with g.775, ets 300 233, and t1.231 transmit synchronizer flexible signaling extraction and insertion using either the system interface or microprocessor port alarm detection and insertion t1 framing formats of d4, slc-96, and esf j1 support e1 g.704 and crc-4 multiframe t1-to-e1 conversion features continued in section 2 . ds26528 octal t1/e1/j1 transceive r www.maxim-ic.com downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 2 of 276 table of contents 1. detailed d escription................................................................................................. 9 1.1 m ajor o perating m odes ............................................................................................................. 9 2. feature h ighlights .................................................................................................. 10 2.1 g eneral ...................................................................................................................................... 10 2.2 l ine i nterface ............................................................................................................................ 10 2.3 c lock s ynthesizer .................................................................................................................... 10 2.4 j itter a ttenuator ..................................................................................................................... 10 2.5 f ramer /f ormatter .................................................................................................................... 10 2.6 s ystem i nterface ...................................................................................................................... 11 2.7 hdlc c ontrollers ................................................................................................................... 12 2.8 t est and d iagnostics ................................................................................................................ 12 2.9 c ontrol p ort ............................................................................................................................ 12 3. applicat ions ............................................................................................................... 13 4. specifications compli ance ................................................................................... 14 5. acronyms and glossary ....................................................................................... 16 6. block di agrams......................................................................................................... 17 7. pin descri ptions ........................................................................................................ 19 7.1 p in f unctional d escription ...................................................................................................... 19 8. functional description ......................................................................................... 27 8.1 p rocessor i nterface ................................................................................................................ 27 8.2 c lock s tructure ....................................................................................................................... 27 8.2.1 backplane cloc k generation ..................................................................................................... .......... 27 8.3 r esets and p ower -d own m odes .............................................................................................. 29 8.4 i nitialization and c onfiguration .............................................................................................. 30 8.4.1 example device init ialization sequence ......................................................................................... ..... 30 8.5 g lobal r esources .................................................................................................................... 30 8.6 p er -p ort r esources ................................................................................................................ 30 8.7 d evice i nterrupts ..................................................................................................................... 30 8.8 s ystem b ackplane i nterface ................................................................................................... 32 8.8.1 elastic stores ................................................................................................................. ...................... 32 8.8.2 ibo multip lexer................................................................................................................ ..................... 35 8.8.3 h.100 (ct bus) compatibility ................................................................................................... ........... 42 8.8.4 receive and transmit cha nnel blocking regist ers............................................................................. 43 8.8.5 transmit fractional supp ort (gapped cl ock mode) ............................................................................ 43 8.8.6 receive fractional support (gapped cloc k mode) ............................................................................. 43 8.9 f ramers ...................................................................................................................................... 44 8.9.1 t1 framing..................................................................................................................... ...................... 44 8.9.2 e1 framing..................................................................................................................... ...................... 47 8.9.3 t1 transmit synchronizer ....................................................................................................... ............. 49 8.9.4 signaling ...................................................................................................................... ........................ 50 8.9.5 t1 data link................................................................................................................... ...................... 54 8.9.6 e1 data link................................................................................................................... ...................... 56 8.9.7 maintenance and alar ms ..................................................................................................................... 57 8.9.8 e1 automatic al arm generation .................................................................................................. ........ 60 8.9.9 error-count registers .......................................................................................................... ................ 61 8.9.10 ds0 monitori ng function........................................................................................................ .............. 63 8.9.11 transmit per-channel id le code insertion....................................................................................... .... 64 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 3 of 276 8.9.12 receive per-channel idle code insertion........................................................................................ .... 64 8.9.13 per-channel loopba ck ........................................................................................................... ............. 64 8.9.14 e1 g.706 intermediate crc-4 updating (e1 mode on ly) ................................................................... 64 8.9.15 t1 programmable in-ba nd loop code generator............................................................................... 65 8.9.16 t1 programmable in-ba nd loop code de tection................................................................................ 66 8.9.17 framer payl oad loopbacks ....................................................................................................... .......... 67 8.10 hdlc c ontrollers ................................................................................................................ 68 8.10.1 receive hdlc controller........................................................................................................ ............. 68 8.10.2 transmit hdlc controller....................................................................................................... ............. 71 8.11 l ine i nterface u nits (liu s ).................................................................................................... 73 8.11.1 liu oper ation....................................................................................................................................... 76 8.11.2 transmitter .................................................................................................................... ....................... 77 8.11.3 receiver ............................................................................................................................................... 80 8.11.4 jitter att enuator.............................................................................................................. ...................... 83 8.11.5 liu loopbacks .................................................................................................................. ................... 84 8.12 b it -e rror -r ate t est (bert) f unction ................................................................................ 86 8.12.1 bert repetitive pattern set .................................................................................................... ........... 87 8.12.2 bert error counter............................................................................................................. ................ 87 9. device re giste rs ....................................................................................................... 88 9.1 r egister l istings ...................................................................................................................... 88 9.1.1 global regist er li st........................................................................................................... ................... 90 9.1.2 framer regi ster list........................................................................................................... .................. 91 9.1.3 liu and bert regi ster list ................................................................................................................. 98 9.2 r egister b it m aps ...................................................................................................................... 99 9.2.1 global register bit map ........................................................................................................ ............... 99 9.2.2 framer regist er bit map ........................................................................................................ ............ 100 9.2.3 liu register bit map ........................................................................................................... ............... 108 9.2.4 bert register bit map .......................................................................................................... ............ 108 9.3 g lobal r egister d efinitions .................................................................................................. 109 9.4 f ramer r egister d efinitions ................................................................................................. 124 9.4.1 receive register definitions ................................................................................................... ........... 124 9.4.2 transmit register definitions .................................................................................................. ........... 183 9.5 liu r egister d efinitions ......................................................................................................... 218 9.6 bert r egister d efinitions ..................................................................................................... 227 10. functional timing ................................................................................................... 235 10.1 t1 r eceiver f unctional t iming d iagrams .......................................................................... 235 10.2 t1 t ransmitter f unctional t iming d iagrams .................................................................... 240 10.3 e1 r eceiver f unctional t iming d iagrams .......................................................................... 245 10.4 e1 t ransmitter f unctional t iming d iagrams .................................................................... 247 11. operating p aramete rs......................................................................................... 250 11.1 t hermal c haracteristics .................................................................................................... 251 11.2 l ine i nterface c haracteristics .......................................................................................... 251 12. ac timing chara cteris tics .................................................................................. 252 12.1 m icroprocessor b us ac c haracteristics ........................................................................ 252 12.2 jtag i nterface t iming ......................................................................................................... 261 12.3 s ystem c lock ac c haracteristics .................................................................................... 262 13. jtag boundary scan an d test a ccess po rt ................................................ 263 13.1 tap c ontroller s tate m achine ......................................................................................... 264 13.1.1 test-logic- reset............................................................................................................... ................. 264 13.1.2 run-test -idle .................................................................................................................. ................... 264 13.1.3 select-d r-scan ................................................................................................................. ................ 264 13.1.4 capture-dr ..................................................................................................................... ................... 264 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 4 of 276 13.1.5 shift- dr....................................................................................................................... ....................... 264 13.1.6 exit1-dr ....................................................................................................................... ...................... 264 13.1.7 pause-dr....................................................................................................................... .................... 264 13.1.8 exit2-dr ....................................................................................................................... ...................... 264 13.1.9 update-dr ...................................................................................................................... ................... 264 13.1.10 select-i r-scan ................................................................................................................. .............. 264 13.1.11 capture-ir ..................................................................................................................... ................. 265 13.1.12 shift-ir....................................................................................................................... ..................... 265 13.1.13 exit1-ir....................................................................................................................... .................... 265 13.1.14 pause-ir....................................................................................................................... .................. 265 13.1.15 exit2-ir....................................................................................................................... .................... 265 13.1.16 update-ir ...................................................................................................................... ................. 265 13.2 i nstruction r egister ........................................................................................................... 267 13.2.1 sample:preload ................................................................................................................. ......... 267 13.2.2 bypass ............................................................................................................................................. 267 13.2.3 extest ............................................................................................................................................. 267 13.2.4 clamp .......................................................................................................................... ..................... 267 13.2.5 highz .......................................................................................................................... ...................... 267 13.2.6 idcode ......................................................................................................................... .................... 267 13.3 jtag id c odes ...................................................................................................................... 268 13.4 t est r egisters ..................................................................................................................... 268 13.4.1 boundary scan register ......................................................................................................... ........... 268 13.4.2 bypass register ................................................................................................................ ................. 268 13.4.3 identificati on regi ster........................................................................................................ ................. 268 14. pin conf iguration................................................................................................... 273 15. package in formation ............................................................................................ 274 15.1 256-b all te-csbga (56-g6028-001) ................................................................................... 274 16. document revisi on history ................................................................................ 275 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 5 of 276 list of figures figure 6-1. bl ock diagram ...................................................................................................... ................................... 17 figure 6-2. detail ed block di agram............................................................................................. .............................. 18 figure 8-1. backpla ne clock generation......................................................................................... .......................... 28 figure 8-2. device interrupt information fl ow diagram.......................................................................... ................... 31 figure 8-3. ibo multiplexer e quivalent circ uit4.096mhz ........................................................................ .............. 36 figure 8-4. ibo multiplexer e quivalent circ uit8.192mhz ........................................................................ .............. 37 figure 8-5. ibo multiplexer e quivalent circ uit16.384mhz ....................................................................... ............. 38 figure 8-6. rsync input in h.100 (ct bus) mode................................................................................. .................. 42 figure 8-7. tssyncio (input mode ) input in h.100 (ct bus) mode ................................................................. ...... 43 figure 8-8. crc-4 re calculate method ........................................................................................... ......................... 64 figure 8-9. receiv e hdlc example............................................................................................... ........................... 70 figure 8-10. hdlc messa ge transmit example..................................................................................... .................. 72 figure 8-11. basic balanc ed network c onnections ................................................................................ .................. 74 figure 8-12. t1/j1 transm it pulse te mplates .................................................................................... ...................... 78 figure 8-13. e1 transm it pulse templates ....................................................................................... ........................ 79 figure 8-14. typical mo nitor application ....................................................................................... ............................ 81 figure 8-15. jitte r attenuation ................................................................................................ ................................... 83 figure 8-16. a nalog loopback................................................................................................... ................................ 84 figure 8-17. loc al loopback .................................................................................................... ................................. 84 figure 8-18. remo te loopback ................................................................................................... .............................. 85 figure 8-19. d ual loopback ..................................................................................................... ................................. 85 figure 9-1. register memo ry map for the ds26528................................................................................ .................. 89 figure 10-1. t1 rece ive-side d4 timing ......................................................................................... ....................... 235 figure 10-2. t1 rece ive-side esf timing........................................................................................ ...................... 235 figure 10-3. t1 receive- side boundary timing (ela stic store disabled).......................................................... ..... 236 figure 10-4. t1 receive-side 1.544mhz b oundary timing (elastic store enabled).............................................. 236 figure 10-5. t1 receive-side 2.048mhz b oundary timing (elastic store enabled).............................................. 237 figure 10-6. t1 receive-side inte rleave bus operat ionbyte mode................................................................ .. 238 figure 10-7. t1 receive-side inte rleave bus operat ionframe mode .............................................................. 239 figure 10-8. t1 transm it-side d4 timing ........................................................................................ ....................... 240 figure 10-9. t1 transm it-side esf timing....................................................................................... ...................... 240 figure 10-10. t1 transmit -side boundary timing (ela stic store disabled)........................................................ .... 241 figure 10-11. t1 transmit-side 1.544mhz bo undary timing (elast ic store enabled)........................................... 241 figure 10-12. t1 transmit-side 2.048mhz bo undary timing (elast ic store enabled)........................................... 242 figure 10-13. t1 transmit-side in terleave bus oper ationbyte mode.............................................................. . 243 figure 10-14. t1 transmit interl eave bus operatio nframe mode.................................................................. .. 244 figure 10-15. e1 re ceive-side timing........................................................................................... ......................... 245 figure 10-16. e1 receive-side boundary timing (elastic st ore dis abled) ......................................................... ... 245 figure 10-17. e1 receive-side 1.544mhz bo undary timing (elast ic store enabled)............................................ 246 figure 10-18. e1 receive-side 2.048mhz bo undary timing (elast ic store enabled)............................................ 246 figure 10-19. e1 tran smit-side timing.......................................................................................... ......................... 247 figure 10-20. e1 transmit -side boundary timing (ela stic store disabled) ........................................................ ... 247 figure 10-21. e1 transmit-side 1.544mhz bo undary timing (elast ic store enabled)........................................... 248 figure 10-22. e1 transmit-side 2.048mhz bo undary timing (elast ic store enabled)........................................... 248 figure 10-23. e1 g.802 ti ming .................................................................................................. ............................. 249 figure 12-1. intel bus r ead timing (bts = 0) ................................................................................... ..................... 253 figure 12-2. intel bus wr ite timing (b ts = 0)......................................................................................................... 253 figure 12-3. motorola bus read timing (bts = 1) ................................................................................ ................. 254 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 6 of 276 figure 12-4. motorola bus write timing (bts = 1) ............................................................................... .................. 254 figure 12-5. receive framer ti mingbackplane (t1 mode)......................................................................... ........ 256 figure 12-6. receive-side timing, elastic stor e enabled (t 1 mode).............................................................. ....... 257 figure 12-7. receive fram er timingl ine side ................................................................................... ................. 257 figure 12-8. transmit form atter timing backplane ............................................................................... .............. 259 figure 12-9. transmit formatter timing, elastic store enabled .................................................................. ........... 260 figure 12-10. bpc lk ti ming..................................................................................................... .............................. 260 figure 12-11. transmit form atter timing line side .............................................................................. ............... 260 figure 12-12. jtag interf ace timing diagram.................................................................................... .................... 261 figure 13-1. jtag functi onal block diagram ..................................................................................... .................... 263 figure 13-2. tap contro ller state diagram...................................................................................... ....................... 266 figure 14-1. pin configurat ion256-ball te-csbga ............................................................................... ............. 273 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 7 of 276 list of tables table 4-1. t1-related teleco mmunications specifications ........................................................................ .............. 14 table 4-2. e1-related teleco mmunications specifications ........................................................................ .............. 15 table 5-1. time slot numbering schemes......................................................................................... ....................... 16 table 7-1. detailed pin descriptions ........................................................................................... .............................. 19 table 8-1. rese t functions........................................................................................................................................ 29 table 8-2. registers relate d to the elas tic store.............................................................................. ........................ 32 table 8-3. elastic store de lay after init ialization............................................................................ ........................... 33 table 8-4. registers relate d to the ibo multiplexer ............................................................................ ..................... 35 table 8-5. rser out put pin defi nitions......................................................................................... ........................... 39 table 8-6. rsig out put pin defi nitions ......................................................................................... ............................ 39 table 8-7. tser input pin definitions .......................................................................................... ............................. 40 table 8-8. tsig input pin definitions .......................................................................................... .............................. 40 table 8-9. rsync input pin definitions ......................................................................................... ........................... 41 table 8-10. d4 framing mode.................................................................................................... ............................... 44 table 8-11. esf framing mode ................................................................................................... ............................. 45 table 8-12. sl c-96 fram ing ..................................................................................................................................... 45 table 8-13. e1 f as/nfas framing ................................................................................................ .......................... 47 table 8-14. registers relat ed to setting up the framer ......................................................................... ................. 48 table 8-15. registers related to the transmit synchronizer..................................................................... ............... 49 table 8-16. registers related to signaling ..................................................................................... .......................... 50 table 8-17. registers related to slc-96........................................................................................ .......................... 53 table 8-18. registers rela ted to t1 transmit boc............................................................................... ................... 54 table 8-19. registers rela ted to t1 re ceive boc................................................................................ ................... 55 table 8-20. registers related to t1 tr ansmit fdl................................................................................................... 55 table 8-21. registers rela ted to t1 re ceive fdl................................................................................ .................... 56 table 8-22. registers rela ted to e1 data link .................................................................................. ....................... 56 table 8-23. registers relat ed to mainten ance and al arms........................................................................ .............. 58 table 8-24. t1 alarm criteria .................................................................................................. .................................. 60 table 8-25. t1 line code vi olation counti ng options ............................................................................ .................. 61 table 8-26. e1 line code vi olation counti ng options ............................................................................ .................. 62 table 8-27. t1 path code viol ation counting arrangements ....................................................................... ............ 62 table 8-28. t1 frames out of sync counting arrangements ........................................................................ ........... 62 table 8-29. registers rela ted to ds0 monitoring ................................................................................ ..................... 63 table 8-30. registers related to t1 in-band loop code generator ................................................................ ........ 65 table 8-31. registers related to t1 in-band loop code detection ................................................................ ......... 66 table 8-32. registers related to framer pa yload loopbacks...................................................................... ............ 67 table 8-33. registers related to the hdlc ...................................................................................... ........................ 68 table 8-34. recommended supply de coupling ...................................................................................... .................. 75 table 8-35. registers related to control of ds26528 liu ........................................................................ ............... 76 table 8-36. telecommunications specificat ion compliance for ds 26528 transm itters .......................................... 77 table 8-37. transfor mer specifications......................................................................................... ............................ 77 table 8-38. ansi t1.231, itu-t g.775, and ets 300 233 loss criter ia specifications .......................................... 81 table 8-39. jitter attenuator standards compli ance............................................................................. .................... 83 table 8-40. registers related to bert configure, cont rol, and status........................................................... ........ 86 table 9-1. register ad dress ranges (in hex).................................................................................... ....................... 88 table 9-2. global register list ................................................................................................ .................................. 90 table 9-3. framer register list ................................................................................................ ................................. 91 table 9-4. liu register list ................................................................................................... .................................... 98 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 8 of 276 table 9-5. bert register list .................................................................................................. ................................. 98 table 9-6. global r egister bit map............................................................................................. ............................... 99 table 9-7. framer register bit map ............................................................................................. ........................... 100 table 9-8. liu re gister bit map ................................................................................................ .............................. 108 table 9-9. bert re gister bit map ............................................................................................... ........................... 108 table 9-10. global register set ................................................................................................ .............................. 109 table 9-11. backplane re ference clock select ................................................................................... ................... 113 table 9-12. master cl ock input se lection....................................................................................... ......................... 114 table 9-13. device id codes in this pr oduct family ............................................................................. .................. 117 table 9-14. liu register set ................................................................................................... ................................ 218 table 9-15. transmit loa d impedance se lection.................................................................................. .................. 219 table 9-16. transmit pulse shape se lection .......................................................................................................... 219 table 9-17. receive level indication........................................................................................... ............................ 224 table 9-18. receive im pedance selection........................................................................................ ...................... 225 table 9-19. receiver sensitivity se lection with moni tor mode di sabled.......................................................... ....... 226 table 9-20. receiver sensitivity se lection with moni tor mode enabled ........................................................... ...... 226 table 9-21. bert register set .................................................................................................. ............................. 227 table 9-22. bert pattern select ................................................................................................ ............................ 229 table 9-23. bert erro r inserti on rate .......................................................................................... ......................... 230 table 9-24. bert repetitiv e pattern le ngth select .............................................................................. ................. 230 table 11-1. recommended dc operating conditions ................................................................................ ............ 250 table 11-2. c apacitance.......................................................................................................................................... 250 table 11-3. recommended dc operating conditions ................................................................................ ............ 250 table 11-4. thermal characteristics............................................................................................ ............................ 251 table 11-5. transmitte r characteristics........................................................................................ ........................... 251 table 11-6. receiver characteristics........................................................................................... ............................ 251 table 12-1. ac characteristi csmicroprocessor bus timing ....................................................................... ......... 252 table 12-2. receiver ac characteristics ................................................................................................................ 255 table 12-3. transmit ac characteristics................................................................................................................. 258 table 12-4. jtag interface timing.............................................................................................. ............................ 261 table 12-5. system clo ck ac charateristics ..................................................................................... ..................... 262 table 13-1. instruct ion codes for ieee 1149.1 archit ecture..................................................................... .............. 267 table 13-2. id code structure.................................................................................................. ............................... 268 table 13-3. boundary scan control bits ......................................................................................... ........................ 268 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 9 of 276 1. detailed description the ds26528 is an 8-port monolithic device featuring indepe ndent transceivers that can be software configured for t1, e1, or j1 operation. each transceiver is composed of a line interface unit, framer, hdlc controller, elastic store, and a tdm backplane interface. the ds26528 is controlled via an 8-bit parallel port. internal impedance matching is provided for both transmit and re ceive paths, reducing external component count. the liu is composed of a transmit interface, receive in terface, and a jitter attenuator. the transmit interface is responsible for generating the necessary waveshapes fo r driving the network and prov iding the correct source impedance depending on the type of media used. t1 wavefo rm generation includes dsx-1 line build-outs as well as csu line build-outs of 0db, -7.5db , -15db, and -22.5db. e1 waveform generation includes g.703 waveshapes for both 75 coax and 120 twisted cables. the receive interface provid es network termination and recovers clock and data from the network. the receive sensitivity adjusts automatically to the incoming signal level and can be programmed for 0db to -43db or 0db to -12db for e1 appl ications and 0db to -15db or 0db to -36db for t1 applications. the jitter attenuator removes phase jitter from t he transmitted or received signal. the crystal-less jitter attenuator requires only a t1 or e1 clock rate, or mult iple thereof, for both e1 and t1 applications, and can be placed in either transmit or receive data paths. on the transmit side, clock, data, and frame-sync signals are provided to the framer by the backplane interface section. the framer inserts the approp riate synchronization framing patterns, alarm information, calculates and inserts the crc codes, and provides the b8zs/hdb3 (zero code suppressi on) and ami line coding. the receive- side framer decodes ami, b8zs, and hdb3 line coding, synchronizes to the data stream, reports alarm information, counts framing/coding/crc errors, and provides clock, data, and frame-sync signals to the backplane interface section. both transmit and receive paths have access to an hdlc controller. the hdlc controller transmits and receives data via the framer block. the hdlc controller can be assign ed to any time slot, a portion of a time slot, or to fdl (t1) or sa bits (e1). each controller has 64-byte fifo s, reducing the amount of processor overhead required to manage the flow of data. the backplane interface provides a versatile method of sending and receiving data from the host system. elastic stores provide a method for interfacing to asynchronous systems, converting from a t1/e1 network to a 2.048mhz, 4.096mhz, 8.192mhz, 16.384mhz, or n x 64khz system backpla ne. the elastic stores also manage slip conditions (asynchronous interface). the interleave bus option (ibo) is provided to allow up to eight transceivers to share a high-speed backplane. the ds26528 also contains an in ternal clock adapter useful for the creation of a synchronous, high-frequency backplane timing source. the parallel port provides access for configuration and st atus of all the ds26528s features. diagnostic capabilities include loopbacks, prbs pattern generation/detection , and 16-bit loop-up and loop-down code generation and detection. 1.1 major operating modes the ds26528 has two major modes of operation: t1 mode and e1 mode. the mode of operation for the liu is configured in the liu transmit receive control register ( ltrcr ). the mode of operation for the framer is configured in the transmit master mode register ( tmmr ). j1 operation is a special case of t1 operating mode. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 10 of 276 2. feature highlights 2.1 general member of the tex-series transceiver family of dev ices. software compatible with the ds26521 single, ds26522 dual, and ds26524 quad transceivers 256-pin te-csbga package (17mm x 17mm, 1.00mm pitch) 3.3v supply with 5v tolerant inputs and outputs ieee 1149.1 jtag boundary scan development support includes evaluation kit, driver source code, and reference designs 2.2 line interface requires a single master clock (mclk) for both e1 and t1 operation. master clock can be 1.544mhz, 2.048mhz, 3.088mhz, 4.096mhz, 6.276mhz, 8.192mhz, 12.552mhz, or 16.384mhz fully software configurable short- and long-haul applications ranges include 0db to -43db, 0db to -30db, 0db to 20db, and 0db to -12db for e1; 0db to -36db, 0db to 30db, 0db to 20db, and 0db to -15db for t1 receiver signal level indication from -2.5db to -36db in t1 mode and -2.5db to -44db in e1 mode in 2.5db increments internal receive termination option for 75 , 100 , 110 , and 120 lines monitor application gain settings of 14db, 20db, 26db, and 32db g.703 receive synchronization signal mode flexible transmit waveform generation t1 dsx-1 line build-outs t1 csu line build-outs of 0db , -7.5db, -15db, and -22.5db e1 waveforms include g.703 waveshapes for both 75 coax and 120 twisted cables analog loss-of-signal detection ais generation independent of loopbacks alternating ones and zeros generation receiver power-down transmitter power-down transmitter short-circuit limiter with current-limit-exceeded indication transmit open-circuit-detected indication 2.3 clock synthesizer output frequencies include 2.048mhz, 4.096mhz, 8.192mhz, and 16.384mhz derived from user-selected recovered receive clock 2.4 jitter attenuator 32-bit or 128-bit crystal-less jitter attenuator requires only a 1.544mhz or 2.048mhz master clock or multiple thereof, for both e1 and t1 operation can be placed in either the receive or transmit path or disabled limit trip indication 2.5 framer/formatter fully independent transmit and receive functionality full receive and transmit path transparency t1 framing formats d4 and esf per t1.403, and expanded slc-96 support (tr-tsy-008) e1 fas framing and crc-4 multiframe per g.704, g.706, and g.732 cas multiframe transmit-side synchronizer transmit midpath crc recalculate (e1) downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 11 of 276 detailed alarm and status reporting with optional interrupt support large path and line error counters ? t1: bpv, cv, crc-6, and framing bit errors ? e1: bpv, cv, crc-4, e-bit, and frame alignment errors ? timed or manual update modes ds1 idle code generation on a per-channel basis in both transmit and receive paths ? user defined ? digital milliwatt ansi t1.403-1999 support g.965 v5.2 link detect ability to monitor one ds0 channel in both the transmit and receive paths in-band repeating pattern generators and detectors ? three independent generators and detectors ? patterns from 1 to 8 bits or 16 bits in length bit-oriented code (boc) support flexible signaling support ? software or hardware based ? interrupt generated on change of signaling data ? optional receive-signaling freeze on loss of frame, loss of signal, or frame slip ? hardware pins provided to indicate loss of frame (lof ), loss of signal (los), loss of transmit clock (lotc), or signaling freeze condition automatic rai generation to ets 300 011 specifications rai-ci and ais-ci support expanded access to sa and si bits option to extend carrier loss criteria to a 1ms period as per ets 300 233 japanese j1 support ability to calculate and check crc-6 according to the japanese standard ability to generate yellow alarm according to the japanese standard t1-to-e1 conversion 2.6 system interface independent two-frame receive and transmit elastic stores independent control and clocking controlled slip capability with status minimum delay mode supported flexible tdm backplane supports bus rates from 1.544mhz to 16.384mhz supports t1 to cept (e1) conversion programmable output clocks for fractional t1, e1, h0, and h12 applications interleaving pcm bus operation hardware signaling capability receive-signaling reinsertion to a backplane multiframe sync availability of signaling in a separate pcm data stream signaling freezing ability to pass the t1 f-bit position through the elastic stores in the 2.048mhz backplane mode user-selectable synt hesized clock output downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 12 of 276 2.7 hdlc controllers one hdlc controller engine for each t1/e1 port independent 64-byte rx and tx buffers with interrupt support access fdl, sa, or single ds0 channel compatible with polled or interrupt driven environments 2.8 test and diagnostics ieee 1149.1 support per-channel programmable on-chip bit error-rate testing (bert) pseudorandom patterns including qrss user-defined repetitive patterns daly pattern error insertion single and continuous total-bit and errored-bit counts payload error insertion error insertion in the payload portion of the t1 frame in the transmit path errors can be inserted over the ent ire frame or selected channels insertion options include continuous and absol ute number with selectable insertion rates f-bit corruption for line testing loopbacks (remote, local, analog, and per-channel loopback) 2.9 control port 8-bit parallel control port intel or motorola nonmultiplexed support flexible status registers support polled, interrupt, or hybrid program environments software reset supported hardware reset pin software access to devic e id and silicon revision downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 13 of 276 3. applications the ds26528 is useful in applications such as: routers channel service units (csus) data service units (dsus) muxes switches channel banks t1/e1 test equipment downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 14 of 276 4. specifications compliance the ds26528 liu meets all the latest rele vant telecommunications specifications. table 4-1 and table 4-2 provide the t1 and e1 specifications and relevant se ctions that are applicable to the ds26528. table 4-1. t1-related tel ecommunications specifications ansi t1.102: digital hierarchy electrical interface ami coding b8zs substitution definition ds1 electrical interface. line rate 32ppm; pulse amplitude between 2.4v to 3.6v peak; power level between 12.6dbm to 17.9dbm. the t1 pulse mask is provided that we comply. dsx-1 for cross connects the return loss is greater than -26db. the dsx-1 cable is restricted up to 655 feet. this specification also provides cable characteristics of dsx-cross connect cable22 avg cables of 1000 feet. ansi t1.231: digital hierarchylayer 1 in service performance monitoring bpv error definition; excessive zero definition; los description; ais definition. ansi t1.403: network and customer insta llation interfaceds1 electrical interface description of the measurement of the t1 characteristics100 . pulse shape and template compliance according to t1.102; power level 12.4dbm to 19.7dbm when all ones are transmitted. lbo for the customer interface (ci) is specif ied as 0db, -7.5db, and -15db. line rate is 32ppm. pulse amplitude is 2.4v to 3.6v. ais generation as unframed all ones is defined. the total cable attenuation is defined as 22db. t he ds26528 functions with up to -36db cable loss. note that the pulse template defined by t1.403 and t1.102 ar e different, specifically at times 0.61, -0.27, -34, and 0.77. the ds26528 is compliant to both templates. pub 62411 this specification has tighter jitter tolerance and transfer characteristics than other specifications. the jitter transfer characteristics are tighter t han g.736 and jitter tolerance is tighter the g.823. (ansi) digital hierarchyelectrical interfaces (ansi) digital hierarchyformats specification (ansi) digital hierarchylayer 1 in-service digital transmission performance monitoring (ansi) network and customer installati on interfacesds1 elec trical interface (at&t) requirements for interfacing digital terminal equipment to services employing the extended super frame format (at&t) high capacity digital servic e channel interface specification (ttc) frame structures on primary and se condary hierarchical digital interfaces (ttc) isdn primary rate user-network interface layer 1 specification downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 15 of 276 table 4-2. e1-related tel ecommunications specifications itu-t g.703 physical/electrical characteristics of g.703 hierarchical digital interfaces defines the 2048kbps bit rate2048 50ppm; the transmission media are 75 coax or 120 twisted pair; peak-to- peak space voltage is 0.237v; nominal pulse width is 244ns. return loss 51hz to 102hz is 6db, 102hz to 3072hz is 8db, 2048hz to 3072hz is 14db. nominal peak voltage is 2.37v for coax and 3v for twisted pair. the pulse template for e1 is defined in g.703. itu-t g.736 characteristics of synchronous digi tal multiplex equipment operating at 2048kbps the peak-to-peak jitter at 2048kbps must be less than 0.05ui at 20hz to 100hz. jitter transfer between 2.048 sync hronization signal and 2.048 transmission signal is provided. itu-t g.742 second-order digital multiplex equipment operating at 8448kbps the ds26528 jitter attenuator is complaint with jitter transfer curve for sinusoidal jitter input. itu-t g.772 this specification provides the method for using receiver for transceiver 0 as a monitor for the remaining seven transmitter/receiver combinations. itu-t g.775 an los detection criterion is defined. itu-t g.823 the control of jitter and wander within digi tal networks that are based on 2.048kbps hierarchy. g.823 provides the jitter amplitude tolerance at different frequencies, specifically 20hz, 2.4khz, 18khz, and 100khz. ets 300 233 this specification provides los and ais signal criteria for e1 mode. pub 62411 this specification has tighter jitter tolerance and transfer characteristics than other specifications. the jitter transfer characteristics are tighter t han g.736 and jitter tolerance is tighter than g.823. (itu-t) synchronous frame structures used at 1544, 6312, 2048, 8488, and 44736kbps hierarchical levels (itu-t) frame alignment and cyclic redundancy check (crc) procedures re lating to basic frame structures defined in recommendation g.704 (itu-t) characteristics of primary pcm mu ltiplex equipment operating at 2048kbps (itu-t) characteristics of a sy nchronous digital multiplex e quipment operating at 2048kbps (itu-t) loss of signal (los) and alarm indication signal (ais) defect detection and clearance criteria (itu-t) the control of jitter and wander within digital networks which are based on the 2048kbps hierarchy (itu-t) primary rate user-network interfacelayer 1 specification (itu-t) error performance m easuring equipment operating at the primary rate and above (itu-t) in-service code violation monitors for digital systems (ets) integrated services digital ne twork (isdn); primary rate user-netwo rk interface (uni); part 1/layer 1 specification (ets) transmission and multiplexing; physical/electrical ch aracteristics of hierarchical digital interfaces for equipment using the 2048kbps-based plesiochr onous or synchronous digital hierarchies (ets) integrated services digita l network (isdn); access digital section for isdn primary rate (ets) integrated services digital ne twork (isdn); attachment requirements for terminal equipment to connect to an isdn using isdn primary rate access (ets) business telecommunications (bt); open networ k provision (onp) technical requirements; 2048kbps digital unstructured leased lines (d2048u) attachment requirements for terminal equipment interface (ets) business telecommunications (b tc); 2048kbps digital structured leased lines (d2048s); attachment requirements for terminal equipment interface (itu-t) synchronous frame structures used at 1544, 6312, 2048, 8488, and 44736kbps hierarchical levels (itu-t) frame alignment and cyclic redundancy check (crc) procedures re lating to basic frame structures defined in recommendation g.704 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 16 of 276 5. acronyms and glossary this data sheet assumes a particular nomenclature of the t1 and e1 operating environment. in each 125 s t1 frame, there are 24 8-bit channels plus a framing bit. it is assumed that the framing bit is sent first followed by channel 1. for t1 and e1, each channel is made up of 8 bits, which are numbered 1 to 8. bit 1, the msb, is transmitted first. bit 8, the lsb, is transmitted last. locked refers to two clock signals that are phase- or fre quency-locked or derived from a common clock (i.e., a 1.544mhz clock can be locked to a 2.048mhz cloc k if they share the same 8khz component). table 5-1. time slot numbering schemes ts 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 channel 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 phone channel 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 17 of 276 6. block diagrams figure 6-1. block diagram x8 ds26528 framer #8 framer #7 framer #6 framer #5 framer #4 framer #3 framer #2 t1/e1 framer hdlc bert micro processor interface jtag port clock generation liu #8 liu #7 liu #6 liu #5 liu #4 liu #3 liu #2 line interface unit interface #8 interface #7 interface #6 interface #5 interface #4 interface #3 interface #2 backplane interface elastic stores rtip tring rring ttip controller port test port clock adapter receive backplane signals transmit backplane signals hardware alarm indicators x8 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 18 of 276 figure 6-2. detailed block diagram ds26528 transmit liu waveform shaper/line driver receive liu clock/data recovery jitter attenuator transmit enable tx bert rx bert tx hdlc rx hdlc tx framer: system if b8zs/ hdb3 encode elastic store rx framer: system if b8zs/ hdb3 decode elastic store backplane interface a lb llb flb rlb plb pre-scaler pll backplane clock generator microprocessor interface jtag port reset block a[ 12:0 ] d [ 7:0 ] c sb r db / dsb w rb / rwb bts i ntb jtdi jtms jtclk jtdo j trst r esetb transceiver #1 of 8: mclk rx signaling/ channel blocking tx signaling/ channel blocking tclkn tsern tsyncn tsysclk rsysclk rsyncn rsern rclkn bpclk refclk tssyncio ( output mode ) ttipn tringn rringn rtipn ds26528 tssyncio (input mode) downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 19 of 276 7. pin descriptions 7.1 pin functional description table 7-1. detailed pin descriptions name pin type function analog transmit ttip1 a1, a2 ttip2 h1, h2 ttip3 j1 j2 ttip4 t1, t2 ttip5 t15, t16 ttip6 j15, j16 ttip7 h15, h16 ttip8 a15, a16 analog output, high impedance transmit bipolar tip for transceiver 1 to 8. these pins are differential line driver tip outputs. these pins can be high impedance if: if txenable is low, the ttip/tring will be high impedance. note that if txenable is low, the register settings for control of the ttip/tring are ignored and output is high impedance. the differential outputs of ttipn and tringn can provide internal matched impedance for e1 75 , e1 120 , t1 100 , or j1 110 . the user has the option of turning off inter nal termination. note: the two pins shown for each transmit bipolar tip (e.g., pins a1 and a2 for ttip1) should be tied together. tring1 a3, b3 tring2 g3, h3 tring3 j3, k3 tring4 r3, t3 tring5 r14,t14 tring6 j14, k14 tring7 g14, h14 tring8 a14, b14 analog output, high impedance transmit bipolar ring for transceiver 1 to 8. these pins are differential line driver ring outputs. these pins can be high impedance if: if txenable is low, the ttip/tring will be high impedance. note that if txenable is low, the register settings for control of the ttip/tring are ignored and output is high impedance. the differential outputs of ttipn and tringn can provide internal matched impedance for e1 75 , e1 120 , t1 100 , or j1 110 . the user has the option of turning off inter nal termination. note: the two pins shown for each transmit bipolar ring (e.g., pins a3 and b3 for tring1) should be tied together. txenable l13 i transmit enable. if this pin is pulled low, all transmitter outputs (ttip and tring) are high impedance. the register settings for tri-state control of ttip/tring are ignored if txenable is low. if txenable is high, the particular driver can be tri- stated by the register settings. analog receive rtip1 c1 rtip2 f1 rtip3 l1 rtip4 p1 rtip5 p16 rtip6 l16 rtip7 f16 rtip8 c16 analog input receive bipolar tip for transceiver 1 to 8. the differential inputs of rtipn and rringn can provide internal matched impedance for e1 75 , e1 120 , t1 100 , or j1 110 . the user has the option of turning off internal termination via the liu receive impedance and sensitivity monitor register ( lrismr ). rring1 c2 rring2 f2 rring3 l2 rring4 p2 rring5 p15 rring6 l15 rring7 f15 rring8 c15 analog input receive bipolar ring for transceiver 1 to 8. the differential inputs of rtipn and rringn can provide internal matched impedance for e1 75 , e1 120 , t1 100 , or j1 110 . the user has the option of turning off internal termination via the liu receive impedance and sensitivity monitor register ( lrismr ). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 20 of 276 name pin type function transmit framer tser1 f6 tser2 e7 tser3 r4 tser4 n7 tser5 m10 tser6 l11 tser7 f10 tser8 d12 i transmit nrz serial data. these pins are sampled on the falling edge of tclk when the transmit-side elastic store is di sabled. these pins are sampled on the falling edge of tsysclk when the transmit-side elastic store is enabled. in ibo mode, data for multiple framers can be used in high-speed multiplexed scheme. this is described in section 8.8.2 . the table there presents the combination of framer data for each of the streams. tsysclk is used as a reference when ibo is invoked. tclk1 c5 tclk2 d7 tclk3 p5 tclk4 l8 tclk5 l10 tclk6 n11 tclk7 e10 tclk8 b13 i transmit clock. a 1.544mhz or a 2.048mhz primary clock. used to clock data through the transmit side of the transce iver. tser data is sampled on the falling edge of tclk. tclk is used to sample tser when the elastic store is not enabled or ibo is not used. when the elastic st ore is enabled, tclkn is used as the internal transmit clock for t he framer side or the elastic store including the transmit framer and liu. with the elastic store enabled, tclkn can be either synchronous or asynchronous to tsysclkn, which eith er prevents or allows for slips. in addition, when ibo mode is enabled, tclk n must be synchronous to tsysclkn, which prevents slips in the elastic store. note: this clock must be provided for proper device operation. the only exception is when the tcr3 register is configured to source tclk internally from rclk. tsysclk p13 i transmit system clock. 1.544mhz, 2.048mhz, 4.096mhz, 8.192mhz, or 16.384mhz clock. only used when the transmit-side elastic store function is enabled. should be tied low in applications that do not use the transmit-side elastic store. this is a common clock that is us ed for all eight transmitters. the clock can be 4.096mhz, 8.912mhz, or 16.38 4mhz when ibo mode is used. tsync1 b4 tsync2 f7 tsync3 m6 tsync4 m7 tsync5 n10 tsync6 t12 tsync7 b11 tsync8 a13 i/o transmit synchronization. a pulse at these pins establishes either frame or multiframe boundaries for the transmit side. these signals can also be programmed to output either a frame or multiframe pulse. if these pins are set to output pulses at frame boundaries, they can also be set to output double-wide pulses at signaling frames in t1 m ode. the operation of these signals is synchronous with tclk. tssyncio n13 i/o transmit system synchronization in. only used when the transmit-side elastic store is enabled. a pulse at this pin es tablishes either frame or multiframe boundaries for the transmit side. note that if the elastic store is enabled, frame or multiframe boundary will be established fo r all eight transmitters. should be tied low in applications that do not use the tr ansmit-side elastic store. the operation of this signal is synchronous with tsysclk. transmit system synchronization out. if configured as an output, an 8khz pulse synchronous to the bpclk will be generated. this pulse in combination with bpclk can be used as an ibo master. the bpclk can be sourced to rsysclk, tsysclk, and tssyncio as a source to rsync, and tssyncio of ds26528 or rsync and tssync of other dallas semiconductor parts. tsig1 d5 tsig2 a6 tsig3 t4 tsig4 r6 tsig5 t10 tsig6 r12 tsig7 a11 tsig8 c13 i transmit signaling. when enabled, this input samples signaling bits for insertion into outgoing pcm data stream. sampled on the falling edge of tclk when the transmit-side elastic store is disabled. sampled on the falling edge of tsysclk when the transmit-side elastic store is enabled. in ibo mode, the tsig streams can run up to 16.384mhz. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 21 of 276 name pin type function tchblk/ clk1 a5 tchblk/ clk2 c7 tchblk/ clk3 l7 tchblk/ clk4 p7 tchblk/ clk5 p9 tchblk/ clk6 p11 tchblk/ clk7 d10 tchblk/ clk8 e11 o transmit channel block/transmit channel block clock. a dual function pin. tchblk is a user-programmable output t hat can be forced high or low during any of the channels. it is synchronous with tc lk when the transmit-side elastic store is disabled. it is synchronous with tsysclk when the transmit-side elastic store is enabled. it is useful for blocking clocks to a serial uart or lapd controller in applications where not all channels are used such as fractional t1, fractional e1, 384kbps (h0), 768kbps, or isdn-pri. also useful for locating individual channels in drop-and-insert applications, for external per-channel loopback, and for per- channel conditioning. tchclk. tchclkn is a dual function pin that can output either a gapped clock or a channel clock. in gapped clock mode, tchclkn is a n x 64khz fractional clock that is software programmable for 0 to 24 channels and the f-bit (t1) or 0 to 32 channels (e1). in channel clock mode, tchclkn is a 192khz (t1) or 256khz (e1) clock that pulses high during the lsb of each channel. it is useful for parallel-to- serial conversion of channel data. in ei ther mode, tchclkn is synchronous with tclkn when the receive-side elastic store is disabled or it is synchronous with tsysclkn when the receive-side elastic store is enabled. the mode of tchclk is determined by the tgclken bit in the tescr register. receive framer rser1 e5 rser2 d6 rser3 n4 rser4 n6 rser5 m11 rser6 m12 rser7 b12 rser8 f11 o received serial data. received nrz serial data. updated on rising edges of rclk when the receive-side elastic store is disabled. updated on the rising edges of rsysclk when the receive-side elastic store is enabled. when ibo mode is used, the rser pins ca n output data for multiple framers. the rser data is synchronous to rsysclk. this is described in section 8.8.2 . rclk1 f4 rclk2 g4 rclk3 l4 rclk4 m4 rclk5 k13 rclk6 j13 rclk7 f13 rclk8 e13 o receive clock. a 1.544mhz (t1) or 2.048mhz (e1) clock that is used to clock data through the receive-side framer. this clock is recovered from the signal at rtip and rring. rser data is output on the rising edge of rclk. rclk is used to output rser when the elastic store is not enabled or ibo is not used. when the elastic store is enabled or ibo is used, the rser is clocked by rsysclk. rsysclk l12 i receive system clock. 1.544mhz, 2.048mhz, 4. 096mhz, 8.192mhz, or 16.384mhz receive backplane clock. only used when the receive-side elastic store function is enabled. should be tied low in applications that do not use the receive- side elastic store. multiple of 2.048mhz is expected when the ibo mode is used. note that rsysclk is used for all eight transceivers. rsync1 a4 rsync2 b6 rsync3 n5 rsync4 t6 rsync5 r10 rsync6 p12 rsync7 c11 rsync8 d13 i/o receive synchronization. if the receive-side elastic store is enabled, then this signal is used to input a frame or mult iframe boundary pulse. if set to output frame boundaries, then rsync can be programmed to output double-wide pulses on signaling frames in t1 mode. in e1 mode, rsync out can be used to indicate cas and crc-4 multiframe. the ds26528 can accept h.100-compatible synchronization signal. the default directio n of this pin at power-up is input, as determined by the rsio control bit in the riocr .2 register. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 22 of 276 name pin type function rmsync1/ rfsync1 c4 rmsync2/ rfsync2 c6 rmsync3/ rfsync3 p4 rmsync4/ rfsync4 p6 rmsync5/ rfsync5 p10 rmsync6/ rfsync6 n12 rmsync7/ rfsync7 d11 rmsync8/ rfsync8 e12 o receive multiframe/frame synchronization. a dual function pin to indicate frame or multiframe synchronization. rfsync is an extracted 8khz pulse, one rclk wide that identifies frame boundar ies. rmsync is an extracted pulse, one rclk wide (elastic store disabled) or on e rsysclk wide (elastic store enabled), that identifies multiframe boundaries. when the receive elastic store is enabled, the rmsync signal indicates the multiframe sync on the system (backplane) side of the elastic store. in e1 mode, this pin can indicate either the crc-4 or cas multiframe as determined by the rs ms2 control bit in the receive i/o configuration register ( riocr .1). rsig1 d4 rsig2 e6 rsig3 m5 rsig4 r5 rsig5 r11 rsig6 r13 rsig7 a12 rsig8 f12 o receive signaling. outputs signaling bits in a pcm format. updated on rising edges of rclk when the receive-side elas tic store is disabled. updated on the rising edges of rsysclk when the re ceive-side elastic store is enabled. al/ rsigf/ flos1 c3 al/ rsigf/ flos2 f3 al/ rsigf/ flos3 l3 al/ rsigf/ flos4 p3 al/ rsigf/ flos5 p14 al/ rsigf/ flos6 l14 al/ rsigf/ flos7 f14 al/ rsigf/ flos8 c14 o analog loss/receive-signaling freeze/framer los. analog los reflects the los (loss of signal) detected by the liu front-end and framer los is los detection by the corresponding framer; the same pins can reflect receive-signaling freeze indications. this selection can be made by settings in the global transceiver clock control register ( gtccr ). if framer los is selected, this pin can be programmed to toggle high when the framer detects an los condition, or when the signaling data is frozen via either automatic or manual intervention. the i ndication is used to alert downstream equipment of the condition. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 23 of 276 name pin type function rlf/ ltc1 d3 rlf/ ltc2 e3 rlf/ ltc3 m3 rlf/ ltc4 n3 rlf/ ltc5 n14 rlf/ ltc6 m14 rlf/ ltc7 e14 rlf/ ltc8 d14 o receive loss of frame/loss of transmit clock. this pin can be programmed to either toggle high when the synchronizer is searching for the frame and multiframe, or to toggle high if the tclk pin has no t been toggled for approximately three clock periods. rchblk/ clk1 e4 rchblk/ clk2 b5 rchblk/ clk3 l6 rchblk/ clk4 t5 rchblk/ clk5 t11 rchblk/ clk6 t13 rchblk/ clk7 c12 rchblk/ clk8 g13 o receive channel block/receive channel block clock. this pin can be configured to output either rchblk or rchclk. rchblk is a user- programmable output that can be forced high or low during any of the 24 t1 or 32 e1 channels. it is synchronous with rclk when the receive-side elastic store is disabled. it is synchronous with rsysclk when the receive-side elastic store is enabled. this pin is useful for blocking clocks to a serial uart or lapd controller in applications where not all channels ar e used such as fractional service, 384kbps service, 768kbps, or isdn-pri. also useful for locating individual channels in drop- and-insert applications, for external per-channel loopback, and for per-channel conditioning. rchclk. rchclkn is a dual function pin that can output either a gapped clock or a channel clock. in gapped clock mode, rchclkn is a n x 64khz fractional clock that is software programmable for 0 to 24 channels and the f-bit (t1) or 0 to 32 channels (e1). in channel clock mode, rchclkn is a 192khz (t1) or 256khz (e1) clock that pulses high during the lsb of each channel. it is useful for parallel-to- serial conversion of channel data. in ei ther mode, rchclk is synchronous with rclkn when the receive-side elastic store is disabled or it is synchronous with rsysclkn when the receive-side elastic store is enabled. the mode of rchclkn is determined by the rgclken bit in the rescr register. bpclk e8 o backplane clock. programmable clock output that can be set to 2.048mhz, 4.096mhz, 8.192mhz, or 16.384mhz. the reference for this clock can be rclk from any of the liu, 1.544mhz, or 2. 048mhz frequency derived from mclk or an external reference clock. this allows for the ibo clock to reference from external source or t1j1e1 recovered clock or the mclk oscillator. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 24 of 276 name pin type function microprocessor interface a12 c8 a11 a8 a10 b8 a9 f8 a8 b9 a7 a9 a6 c9 a5 d9 a4 e9 a3 f9 a2 b10 a1 a10 a0 c10 i address [12:0]. this bus selects a specific r egister in the ds26528 during read/write access. a12 is the msb and a0 is the lsb. d7 t9 d6 n9 d5 m9 d4 r8 d3 t8 d2 p8 d1 l9 d0 n8 i data [7:0]. this 8-bit, bidirectional data bus is used for read/write access of the ds26528 information and control registers. d7 is the msb and d0 is the lsb. csb t7 i chip-select bar. this active-low signal is used to qualify register read/write accesses. the rdb/dsb and wrb signals are qualified with csb. rdb / dsb m8 i read-data bar/data-strobe bar. this active-low signal along with csb qualifies read access to one of the ds26528 regist ers. the ds26528 drives the data bus with the contents of the addressed register while rdb and csb are low. wrb / rwb r7 i write-read bar/read-write bar. this active-low signal along with csb qualifies write access to one of the ds26528 registers. data at d[7:0] is written into the addressed register at the rising edge of wrb while csb is low. intb r9 u interrupt bar. this active-low, open-drain output is asserted when an unmasked interrupt event is detected. intb will be deasserted when all interrupts have been acknowledged and serviced. extensive mask bi ts are provided at the global level, framer, liu, and bert level. bts m13 i bus type select. set high to select mo torola bus timing, low to select intel bus timing. this pin controls the function of the rdb/dsb and wrb pins. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 25 of 276 name pin type function system interface mclk b7 i master clock. this is an independent free-running clock whose input can be a multiple of 2.048mhz 50ppm or 1.544m hz 50ppm. the clock selection is available by bits mps0 and mps1 and freqsel. multiple of 2.048mhz can be internally adapted to 1.544mhz. mult iple of 1.544mhz can be adapted to 2.048mhz. note that tclk must be 2. 048mhz for e1 and 1.544mhz for t1/j1 operation. see table 9-12 . resetb j12 i reset bar. active-low reset. this input forces the complete ds26528 reset. this includes reset of the registers, framers, and lius. refclkio a7 i/o reference clock input/output input: a 2.048mhz or 1.544mhz clock input. this clock can be used to generate the backplane clock. this allows for the users to synchronize the system backplane with the reference clock. the other options for the backplane clock reference are liu-received clocks or mclk. output: this signal can also be used to output a 1.544mhz or 2.048mhz reference clock. this allows for multiple ds26528s to share the same reference for generation of the backplane clock. hence, in a system consisting of multiple ds26528s, one can be a master and others a slave using the same reference clock. test digioen d8 i, pullup digital enable. when this pin and jtrst are pulled low, all digital i/o pins are placed in a high-impedance state. if this pin is high the digital i/o pins operate normally. this pin must be connected to v dd for normal operation. jtrst l5 i, pullup jtag reset. jtrst is used to asynchronously reset the test access port controller. after power-up, jtrst must be toggled from low to high. this action sets the device into the jtag device id mode. pulling jtrst low restores normal device operation. jtrst is pulled high internally via a 10k resistor operation. if boundary scan is not used, this pin should be held low. jtms k4 i, pullup jtag mode select. this pin is sampled on the rising edge of jtclk and is used to place the test access port into the va rious defined ieee 1149.1 states. this pin has a 10k pullup resistor. jtclk f5 i jtag clock. this signal is used to shift data into jtdi on the rising edge and out of jtdo on the falling edge. jtdi h4 i, pullup jtag data in. test instructions and data are clocked into this pin on the rising edge of jtclk. this pin has a 10k pullup resistor. jtdo j4 o, high impedance jtag data out. test instructions and data are clocked out of this pin on the falling edge of jtclk. if not used, this pin should be left unconnected. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 26 of 276 name pin type function power supplies atvdd1 b1 atvdd2 g1 atvdd3 k1 atvdd4 r1 atvdd5 r16 atvdd6 k16 atvdd7 g16 atvdd8 b16 3.3v analog transmit power supply . these v dd inputs are used for the transmit liu sections of the ds26528. atvss1 b2 atvss2 g2 atvss3 k2 atvss4 r2 atvss5 r15 atvss6 k15 atvss7 g15 atvss8 b15 analog transmit v ss . these pins are used for transmit analog v ss . arvdd1 d1 arvdd2 e1 arvdd3 m1 arvdd4 n1 arvdd5 n16 arvdd6 m16 arvdd7 e16 arvdd8 d16 3.3v analog receive power supply . these v dd inputs are used for the receive liu sections of the ds26528. arvss1 d2 arvss2 e2 arvss3 m2 arvss4 n2 arvss5 n15 arvss6 m15 arvss7 e15 arvss8 d15 analog receive v ss . these pins are used for analog v ss for the receivers. acvdd h7 analog clock conversion v dd . this v dd input is used for the clock conversion unit of the ds26528. acvss j7 analog clock v ss . this pin is used for clock converter analog v ss . dvdd g5Cg12, h8, h9 3.3v power supply for digital framers dvddio h5, h6, h10, h11 3.3v power supply for i/os dvss h12, h13, j8, j9, k5Ck12 - digital ground for the framers dvssio j5, j6, j10, j11 digital ground for the i/os downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 27 of 276 8. functional description 8.1 processor interface microprocessor control of the ds26528 is accomplished through the 28 hardware pins of the microprocessor port. the 8-bit parallel data bus can be configured for intel or motorola modes of operation with the bus type select (bts) pin. when the bts pin is a logic 0, bus timing is in intel mode, as shown in figure 12-1 and figure 12-2 . when the bts pin is a logic 1, bus timing is in motorola mode, as shown in figure 12-3 and figure 12-4 . the address space is mapped through the use of 13 address lines, a[12:0]. multip lexed mode is not supported on the processor interface. the chip-select bar ( csb ) pin must be brought to a logic-low level to gain read and write access to the microprocessor port. with intel timing selected, the read-data bar ( rdb ) and write-read bar ( wrb ) pins are used to indicate read and write operations and latch data through t he interface. with motorola timing selected, the read- write bar ( rwb ) pin is used to indicate read and write operations while the data-strobe bar ( dsb ) pin is used to latch data through the interface. the interrupt output pin ( intb ) is an open-drain output that asserts a logic-low level upon a number of software maskable interrupt conditions. this pin is normally connected to the microprocessor interrupt input. the device has a bulk write mode that allows a microprocessor to write all ei ght internal transceivers with each bus write cycle. by setting the bwe bit ( gtcr1 .2), each port write cycle will write to all f our framers, lius, or berts at the same time. the bwe bit must be cleared before normal write operat ion is resumed. this function is useful for device initialization. the register map is shown in figure 9-1 . 8.2 clock structure the user should provide a system clock to the mclk input of 2.048mhz, 1.544mhz , or a multiple of up to 8x the t1 and e1 frequencies. to meet many specifications , the mclk source should have 50ppm accuracy. 8.2.1 backplane clock generation the ds26528 provides facility for pr ovision of bpclk at 2.048mhz, 4. 096mhz, 8.192mhz, 16.384mhz (see figure 8-1 ). the global transceiver clock control register ( gtccr ) is used to control the backplane clock generation. this register is also us ed to program refclkio as an input or output. refclkio can output mclkt1 or mclke1 as shown in figure 8-1 . this backplane clock and frame pulse (tssyncio) can be used by the ds26528 and other ib o-equipped devices as an ibo bus master. hence, the ds26528 provides the 8khz sync pulse and 4mhz, 8mhz, and 16mhz clock. this can be used by the link layer devices and frames connected to the ibo bus. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 28 of 276 figure 8-1. backplane clock generation clock multiplexor rclk3 rclk4 rclk5 rclk6 rclk7 rclk1 rclk2 pre scaler pll mclkt1 mclke1 mclk bprefsel3:0 clk gen refclkio refclkio bpclk bpclk1:0 bfreqsel tssyncio rclk8 the reference clock for the backplane clock generator can be as follows: ? external master clock. a prescaler can be used to generate t1 or e1 frequency. ? external reference clock refclkio. this allows fo r multiple ds26518s to use the backplane clock from a common reference. ? internal liu recovered rclks 1 to 8. ? the clock generator can be used to generate bpc lk1 of 2.048mhz, 4.096mhz, 8.192mhz, or 16.384mhz for the ibo. ? if mclk or rclk is used as a reference, refclk io can be used to provide a 2.048mhz or 1.544mhz clock for external use. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 29 of 276 8.3 resets and power-down modes a hardware reset is issued by forcing the resetb pin to logic-low. the resetb input pin resets all framers, lius, and berts. note that not all registers are cleared to 00h on a reset condition. the register space must be reinitialized to appropriate values after a hardware or software reset has occurred. this includes writing reserved locations to 00h. the ds26528 has several features included to reduce po wer consumption. the liu transmitters can be powered down by setting the tpde bit in the liu maintenance control register ( lmcr ). note that powering down the transmit liu results in a high-impedance state for the corresponding ttip and tring pins and reduced operating current. the rpde bit in the lmcr register can be used to power down the liu receiver. the te (transmit enable) bit in the lmcr register can be used to disable the ttip and tring outputs and place them in a high-impedance mode, while keeping the liu in an active state (powered up). this is useful for equipment protection-switching applications. table 8-1. reset functions reset function location comments hardware device reset resetb transition to a logic 0 level resets the ds26528. hardware jtag reset jtrst resets the jtag test port. global framer and bert reset gfsrr .0:7 writing to these bits resets the framer and bert (transmit and receive). global liu reset glsrr .0:7 writing to these bits resets the associated liu. framer receive reset rmmr .1 writing to this bit resets the receive framer. framer transmit reset tmmr .1 writing to this bit resets the transmit framer. hdlc receive reset rhc .6 writing to this bit resets the receive hdlc controller. hdlc transmit reset thc1 .5 writing to this bit resets the transmit hdlc controller. elastic store receive reset rescr .2 writing to this bit resets the receive elastic store. elastic store transmit reset tescr .2 writing to this bit resets the transmit elastic store. bit oriented code receive reset t1rbocc .7 writing to this bit resets the receive boc controller. loop code integration reset t1rdncd1 , t1rupcd1 writing to these registers resets the programmable in-band code integration period. spare code integration reset t1rscd1 writing to this register resets the programmable in-band code integration period. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 30 of 276 8.4 initialization and configuration 8.4.1 example device initialization sequence step 1: reset the device by pulling the resetb pin low, applying power to the device, or by using the software reset bits outlined in section 8.3 . clear all reset bits. allow time for the reset recovery. step 2: check the device id in t he device identification register ( idr ). step 3: write the gtccr register to correctly config ure the system clocks. if supplying a 1.544mhz mclk, follow this write with at least a 300ns delay to allow the clock system to properly adjust. step 4: write the entire remainder of the register spac e for each port with 00h, including reserved register locations. step 5: choose t1/j1 or e1 operation for the framers by configuring the t1/e1 bit in the tmmr and rmmr registers for each framer. set the frm_en bit to 1 in the tmmr and rmmr registers. if using software transmit signaling in e1 mode, program the e1taf and e1tnaf registers as required. conf igure the framer transmit control registers ( tcr1 : tcr4 ). configure the framer receive control registers ( rcr1 (t1)/ rcr1 (e1), t1rcr2 / e1rcr2 , rcr3 ). configure other framer features as appropriate. step 6: choose t1/j1 or e1 operation for the lius by configuring the t1j1e1s bit in the ltrcr register. configure the line build-out for each liu. configure other li u features as appropriate. set the te bit to turn on the ttip and tring outputs. step 7: configure the elastic stores, hdlc controller, and bert as needed. step 8: set the init_done bit in the tmmr and rmmr registers for each framer. 8.5 global resources all eight framers share a common microprocessor port. all ports share a common mclk, and there is a common software-configurable bpclk output. a set of global registers are located at 0f0hC0ffh and include global resets, global interrupt status, interrupt masking, clock configuration, and the device id registers. see the global register definitions in table 9-2 . a common jtag controller is used. 8.6 per-port resources each port has an associated framer, liu, bert, jitter att enuator, and transmit/receive hdlc controller. each of the per-port functions has its own register space. 8.7 device interrupts figure 8-2 diagrams the flow of interrupt conditions from their source status bits through the multiple levels of information registers and mask bits to the interrupt pi n. when an interrupt occurs, the host can read the global interrupt information registers gfisr , glisr , and gbisr to identify which of the eight transceivers is causing the interrupt(s). the host can then read the specific transceivers interrupt information registers ( tiir , riir ) and the latched status registers ( llsr , blsr ) to further identify the so urce of the interrupt(s). if tiir or riir is the source, the host will then read the transmit-latch ed status or the receive-latched stat us registers for the source of the interrupt. all interrupt information regist er bits are real-time bits that clear once the appropriate interrupt has been serviced and cleared, as long as no additional, unmasked interrupt condition is present in the associated status register. the host must clear all latched status bits by wr iting a 1 to the bit location of the interrupt condition that has been serviced. latched status bits that have been masked by the interrupt mask registers are masked from the interrupt information registers. the inte rrupt mask register bits prevent indivi dual latched status conditions from generating an interrupt, but they do not prevent the latched status bits from being se t. therefore, when servicing interrupts, the user should xor the latched status with t he associated interrupt mask in order to exclude bits for which the user wished to prevent interr upt service. this architecture allows the application host to periodically poll the latched status bits for noninterrupt condi tions, while using only one set of registers. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 31 of 276 figure 8-2. device interrupt information flow diagram interrupt pin receive remote alarm indication clear 7 receive alarm condition clear 6 receive loss of signal clear 5 receive loss of frame clear 4 receive remote alarm indication 3 receive alarm condition 2 receive loss of signal 1 receive loss of frame 0 rls1 rim1 receive signal all ones 3 receive signal all zeros 2 receive crc-4 multiframe 1 receive align frame 0 rls 2 rim2 loss of receive clock clear/loss of receive clock clear 7 spare code detected condition clear 6 loop-down code clear/v52 link clear 5 loop-up code clear/receive distant mf alarm clear 4 loss of receive clock/lo ss of receive clock 3 spare code detect 2 loop-down detect/v52 link detect 1 loop-up detect/receive distant mf alarm detect 0 rls3 rim3 receive elastic store full 7 receive elastic store empty 6 receive elastic store slip 5 receive signaling change of state (enable in rscse1 :4) 3 one-second timer 2 timer 1 receive multiframe 0 rls4 rim4 receive fifo overrun 5 receive hdlc opening byte 4 receive packet end 3 receive packet start 2 receive packet high watermark 1 receive fifo not empty 0 rls5 rim5 receive rai-ci 5 receive ais-ci 4 receive slc-96 alignment 3 receive fdl register full 2 receive boc clear 1 receive boc 0 rls7 rim7 transmit elastic store full 7 transmit elastic store empty 6 transmit elastic store slip 5 transmit slc-96 multiframe 4 transmit pulse density violation/transmit align frame 3 transmit multiframe 2 loss of transmit clock clear 1 loss of transmit clock 0 tls1 tim1 transmit fdl register empty 4 transmit fifo underrun 3 transmit message end 2 transmit fifo below low watermark 1 transmit fifo not full set 0 tls2 tim2 loss of frame 1 loss of frame synchronization 0 tls3 tim3 jitter attenuator limit trip clear 7 open-circuit detect clear 6 short-circuit detect clear 5 loss of signal detect clear 4 jitter attenuator limit trip 3 open-circuit detect 2 short-circuit detect 1 loss of signal detect 0 llsr lsimr bert bit-error detected 6 bert bit counter overflow 5 bert error counter overflow 4 bert receive all ones 3 bert receive all zeros 2 bert receive loss of synchronization 1 bert in synchronization 0 blsr bsim 0 1 2 3 4 5 riir 2 1 0 tiir 7 6 5 4 3 2 1 0 gfisr1 gfimr 7 6 5 4 3 2 1 0 glisr1 glimr 7 6 5 4 3 2 1 0 gbisr1 gbimr gtcr1.0 framers 2?8 lius 2?8 berts 2?8 drawing legend: interrupt status registers register name interrupt mask registers register name downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 32 of 276 8.8 system backplane interface the ds26528 provides a versatile backplane interf ace that can be configured to the following: ? transmit and receive two-frame elastic stores ? mapping of t1 channels into a 2.048mhz backplane ? ibo mode for multiple framers to share the backplane signals ? transmit and receive channel-blocking capability ? fractional t1/e1/j1 support ? hardware-based (through the backplane interface) or processor-based signaling ? flexible backplane clock providing frequencies of 2.048mhz, 4.096mhz, 8.192mhz, 16.384mhz ? backplane clock and frame pulse (tssyncion) generator 8.8.1 elastic stores the ds26528 contains dual two-frame elastic stores: one for the receive direction and one for the transmit direction. both elastic stores are fully independent. t he transmit- and receive-side elastic stores can be enabled/disabled independently of each other. also, the transmit or receive elastic store can interface to either a 1.544mhz or 2.048/4.096/8.192/16. 384mhz backplane without regard to the backplane rate for the other elastic store. since the ds26528 has a common tsysclk and rsysclk for all eight ports, the backplane signals in each direction must be synchronous for all ports on which the elastic stores are enabled. however, the transmit and receive signals are not required to be synchronous to each other. the tiocr and riocr settings should be identical for all ports on which the elastic stores are enabled. the elastic stores have two main purposes. first, they can be used for rate conversion. when the ds26528 is in the t1 mode, the elastic stores can rate convert the t1 data stream to a 2.048mhz backplane. in e1 mode the elastic store can rate convert the e1 data stream to a 1.544mhz backplane. second, the elastic stores can be used to absorb the differences in frequency and phase between the t1 or e1 data stream and an asynchronous (i.e., not locked) backplane clock, which can be 1.544mhz or 2.048mhz. in this mode, the elastic stores manage the rate difference and perform controlled slips, deleting or repeatin g frames of data to manage the difference between the network and the backplane. if the elastic store is enabled while in e1 mode, then either cas or crc-4 multiframe boundaries are indicated via the rmsync output as controlle d by the rsms2 control bit ( riocr .1). if the user selects to apply a 1.544mhz clock to the rsysclk pin, then the rece ive blank channel se lect registers ( rbcs1 : rbcs4 ) registers determine which channels of the received e1 data stream will be delet ed. in this mode an f-bit location is inserted into the rser data and set to 1. also, in 1.544mhz applications , the rchblk output will not be active in channels 25 to 32 (or in other wo rds, rcbr4 is not active). if the two-frame elastic buffer either fills or empties, a controlled slip occurs. if the buffer empties, a full fram e of data is repeated at rser and the rls4 .5 and rls4 .6 bits are set to 1. if the buffer fills, a full frame of data is deleted and the rls4 .5 and rls4 .7 bits are set to 1. the elastic stores can also be used to multiplex t1 or e1 data streams into higher backplane rates. this is the interleave bus option (ibo), which is discussed in section 8.8.2 . table 8-2 shows the registers related to the elastic stores. table 8-2. registers rela ted to the elastic store register framer addresses function receive i/o configuration register ( riocr ) 084h sync and clock selection for the receiver. receive elastic store control register ( rescr ) 085h receive elastic store control. receive latched status register 4 ( rls4 ) 093h receive elastic store empty full status. receive interrupt mask register 4 ( rim4 ) 0a3h receive interrupt mask for elastic store. transmit elastic store control register ( tescr ) 185h transmit elastic control such as minimum mode. transmit latched status register 1 ( tls1 ) 190h transmit elastic store latched status. transmit interrupt mask register 1 ( tim1 ) 1a0h transmit elastic store interrupt mask. note: the addresses shown are for framer 1. addresses for framers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h), where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 33 of 276 8.8.1.1 elastic stores initialization there are two elastic store initializatio ns that can be used to improve perform ance in certain applications: elastic store reset and elastic store align. both of these involv e the manipulation of the elastic stores read and write pointers and are useful primarily in synchronous ap plications (rsysclk/tsysclk are locked to rclk/tclk, respectively). the elastic store reset is used to minimize the delay through the elastic store. the elastic store align bit is used to center the read/wr ite pointers to the extent possible. table 8-3. elastic store delay after initialization initialization register bit delay receive elastic store reset rescr .2 n bytes < delay < 1 frame + n bytes transmit elastic store reset tescr .2 n bytes < delay < 1 frame + n bytes receive elastic store align rescr .3 1/2 frame < delay < 1 1/2 frames transmit elastic store align tescr .3 1/2 frame < delay < 1 1/2 frames n = 9 for rszs = 0; n = 2 for rszs = 1. 8.8.1.2 minimum delay mode elastic store minimum-delay mode can be used when the elasti c stores system clock is locked to its network clock (i.e., rclk locked to rsysclk for the receive side and tclk locked to tsysclk for the transmit side). rescr .1 enables the receive elastic store minimum-delay mo de. when enabled, the elastic stores are forced to a maximum depth of 32 bits instead of the normal two-frame depth. this feature is useful primarily in applications that interface to a 2.048mhz bus. certain restrictions apply when minimum-delay mode is used. in addition to the restriction mentioned above, rsync must be configured as an output when the receive elastic store is in minimum-delay mode and tsync must be configured as an output when transmit minimum-delay mode is enabled. in this mode the sync outputs are always in frame mode (multiframe outputs are not allowed). in a typical application, rsysclk and tsysclk are locked to rclk and rsync (frame-output mode) is connected to tssyncio (frame-input mode). the slip zone select bit (rszs at rescr .4) must be set to 1. all the slip contention logic in the framer is disabled (since slips c annot occur). on power- up, after the rsysclk and tsysclk signals have locked to their respective netwo rk clock signals, the el astic store reset bit ( rescr .2) should be toggled from a 0 to 1 to ensure proper operation 8.8.1.3 additional receive elastic store information if the receive-side elastic store is e nabled, the user must provide either a 1.544mhz or 2.048mhz clock at the rsysclk pin. see section 8.8.2 for higher rate system-clock applications . the user has the option of either providing a frame/multiframe sync at the rsync pin or having the rsync pi n provide a pulse on frame/multiframe boundaries. if signaling reinsertion is enabled, the robbed- bit signaling data is realigned to the multiframe sync input on rsync. otherwise, a multif rame sync input on rsync is treated as a simple frame boundary by the elastic store. the framer always indicates frame boundaries on the network side of the elastic store via the rfsync output, whether the elastic store is enabled or not. multiframe boundaries arel always indicated via the rmsync output. if the elastic store is enabled, rmsync out puts the multiframe boundary on the backplane side of the elastic store. when the devic e is receiving t1 and the backplane is enabled for 2.048mhz operation, the rmsync signal outputs the t1 multiframe boundaries as de layed through the elastic store. when the device is receiving e1 and the backplane is enabled for 1.544mhz oper ation, the rmsync signal outputs the e1 multiframe boundaries as delayed thr ough the elastic store. if the user selects to apply a 2.048mhz clock to the r sysclk pin, the user can us e the receive blank channel select registers ( rbcs1 : rbcs4 ) to determine which channels will have the data output at rser forced to all ones. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 34 of 276 8.8.1.4 receiving mapped t1 channels from a 2.048mhz backplane setting the tsclkm bit ( tiocr .4) enables the transmit elastic store to operate with a 2.048mhz backplane (32 time slots/frame). in this mode the user can choose which of the backplane channels on tser will be mapped into the t1 data stream by programming the tran smit blank channel select registers ( tbcs1 : tbcs4 ). a logic 1 in the associated bit location forces the transmit elastic store to ignore backplane data for that channel. typically the user will want to program eight channels to be ignored. the default (power-up) configuration ignores channels 25 to 32, so that the first 24 backplane channels are mapped into the t1 transmit data stream. for example, if the user desired to transmit data from the 2.048mhz backplane channels 2 to 16 and 18 to 26, the tbcs1 : tbcs4 registers should be programmed as follows: tbcs1 = 01h :: ignore backplane channel 1 :: tbcs2 = 00h tbcs3 = 01h :: ignore backplane channel 17 :: tbcs4 = fch :: ignore backplane channels 27 to 32 :: 8.8.1.5 mapping t1 channels onto a 2.048mhz backplane setting the rsclkm bit ( riocr .4) enables the receive elastic store to operate with a 2.048mhz backplane (32 time slots/frame). in this mode the user can choose which of the backplane channels on rser receive the t1 data by programming the receive bl ank channel select registers ( rbcs1 : rbcs4 ). a logic 1 in the associated bit location forces rser high for that backplane channel. typi cally the user will want to program eight channels to be blanked. the default (power-up) config uration blanks channels 25 to 32, so that the 24 t1 channels are mapped into the first 24 channels of the 2.048mhz backplane. if the user chooses to blank channel 1 (ts0) by setting rbcs1 .0 = 1, the f-bit will be passed into the msb of ts0 on rser. for example, if: rbcs1 = 01h rbcs2 = 00h rbcs3 = 01h rbcs4 = fch then on rser: channel 1 (msb) = f-bit channel 1 (bits 1 to 7) = all ones channels 2 to 16 = t1 channels 1 to 15 channel 17 = all ones channels 18 to 26 = t1 channels 16 to 24 channels 27 to 32 = all ones note that when two or more sequential channels are chosen to be blanked, the receive slip zone select bit should be set to 0. if the blank channels are distributed (such as 1, 5, 9, 13, 17, 21, 25, 29), t he rszs bit can be set to 1, which can provide a lower occurrence of slips in certain applications. if the two-frame elastic buffer either fills or empties, a controlled slip occurs. if the buffer empties, a full frame of data is repeated at rser and the rls4 .5 and rls4 .6 bits are set to 1. if the buffer fills, a full frame of data is deleted and the rls4 .5 and rls4 .7 bits are set to 1. 8.8.1.6 receiving mapped e1 transmit channels from a 1.544mhz backplane the user can use the tsclkm bit in tiocr .4 to enable the transmit elastic store to operate with a 1.544mhz backplane (24 channels / frame + f-bit). in this mode the us er can choose which of the e1 time slots will have all- ones data inserted by programming the tran smit blank channel select registers ( tbcs1 : tbcs4 ). a logic 1 in the associated bit location causes the elastic store to force a ll ones at the outgoing e1 data for that channel. typically the user will want to program eight channels to be blanked. the default (power-up) configuration blanks channels 25 to 32, so that the first 24 e1 channels are m apped from the 24 channels of the 1.544mhz backplane. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 35 of 276 8.8.1.7 mapping e1 channels onto a 1.544mhz backplane the user can use the rsclkm bit ( riocr .4) to enable the receive elastic store to operate with a 1.544mhz backplane (24 channels / frame + f-bit). in this mode the user can choose which of the e1 time slots will be ignored (not transmitted onto rser) by programming the receive blank channel select registers ( rbcs1 :rbcs4). a logic 1 in the associated bit location causes the elastic store to ignore the incoming e1 data for that channel. typically the user will want to program eight channels to be ignored. the default (power-up) configuration will ignore channels 25 to 32, so that the fi rst 24 e1 channels are mapped into the 24 channels of the 1.544mhz backplane. in this mode the f-bit lo cation at rser is always set to 1. for example, if the user wants to ignore e1 time slots 0 (channel 1) and ts16 (channel 17), the rbcs1 : rbcs4 registers would be programmed as follows: rbcs1 = 01h rbcs2 = 00h rbcs3 = 01h rbcs4 = fch 8.8.2 ibo multiplexer the interleaved bus operation (ibo) multiplexer is used in conjunction with the ibo function located within each framer/formatter block (controlled by the riboc and tiboc registers). when enabled, the ibo multiplexer simplifies user interface by connecting bus signals inte rnally. the ibo multiplexer eliminates the need for ganged external wiring and tri-state output dr ivers on the rser and rsig pins. this option provides a more controlled, cleaner, and lower power mode of operation. note that the channel block signals tc hblk and rchblk are output at the rate of the of ibo selection. hence, a 4.096mhz ibo would have the channel blocks (if programm ed active at the rate of 4.096mhz). the particular blocking channel would be active for a duration of the channel if programmed. the ds26528 also supports the traditional mode of ib o operation by allowing complete access to individual framers, and tri-stating the rser and rsig pins at the appropriate times for external bus wiring. this mode of operation is enabled per framer in the associated riboc and tiboc registers, while leavi ng the ibo multiplexer is disabled (iboms0 = 0 and iboms1 = 0). figure 8-3 , figure 8-4 , and figure 8-5 show the equivalent internal circuit for each ibo mode. table 8-4 describes the pin function changes for each mode of the ibo multiplexer. table 8-4. registers relate d to the ibo multiplexer register framer addresses function global transceiver control register 1 ( gtcr1 ) 0f0h this is a global register for all eight framers. it can be used to specify ganged operation for the ibo. receive interleave bus operation control register ( riboc ) 088h this register can be used for control of how many framers and the correspon ding speed for the ibo links for the receiver. transmit interleave bus operation control register ( tiboc ) 188h this register can be used for control of how many framers and the correspon ding speed for the ibo links for the transmitter. note: the addresses shown are for framer 1. addresses for framers 2 to 8 can be calculated by using the following: framer n = (frame r 1 address + (n C 1) x 200h), where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 36 of 276 figure 8-3. ibo multiplexer equivalent circuit4.096mhz rser rsig rsync rsysclk tser tsig tssync tsysclk port # 1 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 2 backplane interface ribo_oeb rser1 rsig1 rsync1 rsysclk tser1 tsig1 tssyncio tsysclk rser rsig rsync rsysclk tser tsig tssync tsysclk port # 3 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 4 backplane interface ribo_oeb rser3 rsig3 rsync3 rsysclk tser3 tsig3 tssyncio tsysclk rser rsig rsync rsysclk tser tsig tssync tsysclk port # 5 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 6 backplane interface ribo_oeb rser5 rsig5 rsync5 rsysclk tser5 tsig5 tssyncio tsysclk rser rsig rsync rsysclk tser tsig tssync tsysclk port # 7 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 8 backplane interface ribo_oeb rser7 rsig7 rsync7 rsysclk tser7 tsig7 tssyncio tsysclk downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 37 of 276 figure 8-4. ibo multiplexer equivalent circuit8.192mhz rser rsig rsync rsysclk tser tsig tssync tsysclk port # 1 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 2 backplane interface ribo_oeb rser1 rsig1 rsync1 rsysclk tser1 tsig1 tssyncio tsysclk rser rsig rsync rsysclk tser tsig tssync tsysclk port # 3 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 4 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 5 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 6 backplane interface ribo_oeb rser5 rsig5 rsync5 rsysclk tser5 tsig5 tssyncio tsysclk rser rsig rsync rsysclk tser tsig tssync tsysclk port # 7 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 8 backplane interface ribo_oeb downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 38 of 276 figure 8-5. ibo multiplexer equivalent circuit16.384mhz rser rsig rsync rsysclk tser tsig tssync tsysclk port # 1 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 2 backplane interface ribo_oeb rser1 rsig1 rsync1 rsysclk tser1 tsig1 tssyncio tsysclk rser rsig rsync rsysclk tser tsig tssync tsysclk port # 3 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 4 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 5 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 6 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 7 backplane interface ribo_oeb rser rsig rsync rsysclk tser tsig tssync tsysclk port # 8 backplane interface ribo_oeb ribo_oeb(1-8) ribo_oeb(1-8) rser(1) rser(2) rser(3) rser(4) rser(5) rser(6) rser(7) rser(8) rsig(1) rsig(2) rsig(3) rsig(4) rsig(5) rsig(6) rsig(7) rsig(8) to mux to mux to mux to mux to mux to mux to mux to mux to mux to mux to mux to mux to mux to mux to mux downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 39 of 276 table 8-5. rser out put pin definitions pin normal use 4.096mhz ibo 8.192mhz ibo 16.384mhz ibo rser1 receive serial data for port 1 combined receive serial data for ports 1 and 2 combined receive serial data for ports 1C4 receive serial data for ports 1C8 rser2 receive serial data for port 2 reserved unused unused rser3 receive serial data for port 3 combined receive serial data for ports 3 and 4 unused unused rser4 receive serial data for port 4 unused unused unused rser5 receive serial data for port 5 combined receive serial data for ports 5 and 6 combined receive serial data for ports 5C8 unused rser6 receive serial data for port 6 unused unused unused rser7 receive serial data for port 7 combined receive serial data for ports 7 and 8 unused unused rser8 receive serial data for port 8 unused unused unused table 8-6. rsig output pin definitions pin normal use 4.096mhz ibo 8.192mhz ibo 16.384mhz ibo rsig1 receive signaling data for port 1 combined receive signaling data for ports 1 and 2 combined receive signaling data for ports 1C4 receive signaling data for ports 1C8 rsig2 receive signaling data for port 2 unused unused unused rsig3 receive signaling data for port 3 combined receive signaling data for ports 3 and 4 unused unused rsig4 receive signaling data for port 4 unused unused unused rsig5 receive signaling data for port 5 combined receive signaling data for ports 5 and 6 combined receive signaling data for ports 5C8 unused rsig6 receive signaling data for port 6 unused unused unused rsig7 receive signaling data for port 7 combined receive signaling data for ports 7 and 8 unused unused rsig8 receive signaling data for port 8 unused unused unused downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 40 of 276 table 8-7. tser i nput pin definitions pin normal use 4.096mhz ibo 8.192mhz ibo 16.384mhz ibo tser1 transmit serial data for port 1 combined transmit serial data for ports 1 and 2 combined transmit serial data for ports 1C4 transmit serial data for ports 1C8 tser2 transmit serial data for port 2 unused unused unused tser3 transmit serial data for port 3 combined transmit serial data for ports 3 and 4 unused unused tser4 transmit serial data for port 4 unused unused unused tser5 transmit serial data for port 5 combined transmit serial data for ports 5 and 6 combined transmit serial data for ports 5C8 unused tser6 transmit serial data for port 6 unused unused unused tser7 transmit serial data for port 7 combined transmit serial data for ports 7 and 8 unused unused tser8 transmit serial data for port 8 unused unused unused table 8-8. tsig input pin definitions pin normal use 4.096mhz ibo 8.192mhz ibo 16.384mhz ibo tsig1 transmit signaling data for port 1 combined transmit signaling data for ports 1 and 2 combined transmit signaling data for ports 1C4 transmit signaling data for ports 1C8 tsig2 transmit signaling data for port 2 unused unused unused tsig3 transmit signaling data for port 3 combined transmit signaling data for ports 3 and 4 unused unused tsig4 transmit signaling data for port 4 unused unused unused tsig5 transmit signaling data for port 5 combined transmit signaling data for ports 5 and 6 combined transmit signaling data for ports 5C8 unused tsig6 transmit signaling data for port 6 unused unused unused tsig7 transmit signaling data for port 7 combined transmit signaling data for ports 7 and 8 unused unused tsig8 transmit signaling data for port 8 unused unused unused downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 41 of 276 table 8-9. rsync i nput pin definitions pin normal use 4.096mhz ibo 8.192mhz ibo 16.384mhz ibo rsync1 receive frame pulse for port 1 receive frame pulse for ports 1 and 2 receive frame pulse for ports 1C4 receive frame pulse for ports 1C8 rsync2 receive frame pulse for port 2 unused unused unused rsync3 receive frame pulse for port 3 receive frame pulse for ports 3 and 4 unused unused rsync4 receive frame pulse for port 4 unused unused unused rsync5 receive frame pulse for port 5 receive frame pulse for ports 5 and 6 receive frame pulse for ports 5C8 unused rsync6 receive frame pulse for port 6 unused unused unused rsync7 receive frame pulse for port 7 receive frame pulse for ports 7 and 8 unused unused rsync8 receive frame pulse for port 8 unused unused unused downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 42 of 276 8.8.3 h.100 (ct bus) compatibility the registers used for controlling the h.100 backplane are riocr and tiocr . the h.100 (or ct bus) is a synchronous, bit-serial, td m transport bus operating at 8.192mhz. the h.100 standard also allows compatibility modes to operate at 2.048mhz, 4.096mhz, or 8.192mhz. the control bit h100en ( riocr .5), when combined with rsyncinv and tssynci nv, allows the ds26528 to accept a ct bus- compatible frame-sync signal ( ct_frame ) at the rsync and tssyncio (input mode) inputs. the following rules apply to the h100en control bit. 1) the h100en bit controls the sampling point for the rsync (input mode) and tssyncio (input mode) only. the rsync output and other sync signals are not affected. 2) the h100en bit would always be used in conjunction with the receive and transmit elastic store buffers. 3) the h100en bit would typically be used with 8.192m hz ibo mode, but could also be used with 4.096mhz ibo mode or 2.048mhz backplane operation. 4) the h100en bit in riocr controls both rsync and tssyncio (i.e., there is no separate control bit for the tssyncio). 5) the h100en bit does not invert the expected signal; rsyncinv ( riocr ) and tssyncinv ( tiocr ) must be set high to invert the inbound sync signals. figure 8-6. rsync input in h.100 (ct bus) mode bit 8 bit 1 bit 2 rsync 1 rsync 2 rsyscl k rser t bc 3 note 1: rsync input mode in normal operation. note 2: rsync input mode, h.100en = 1 and rsyncinv = 1. note 3: t bc ( bit cell time ) = 122ns ( t yp) . t bc = 244ns or 488ns also acceptable. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 43 of 276 figure 8-7. tssyncio (input mode) input in h.100 (ct bus) mode 8.8.4 receive and transmit channel blocking registers the receive channel blocking registers ( rcbr1 : rcbr4 ) and the transmit channel blocking registers ( tcbr1 : tcbr4 ) control the rchblk and tchblk pins, respecti vely. the rchblk and tchblk pins are user- programmable outputs that can be forced either high or low during individual channels. these outputs can be used to block clocks to a usart or lapd controller in isdn-pri applications. when the appropriate bits are set to 1, the rchblk and tchblk pins are held high during the ent ire corresponding channel time. when used with a t1 (1.544mhz) backplane, only tcbr1 : tcbr2 : tcbr3 are used. tcbr4 is included to support an e1 (2.048mhz) backplane when the elastic store is configured for t1-to-e1 rate conversion. see section 8.8.1 . 8.8.5 transmit fractional support (gapped clock mode) the ds26528 can be programmed to output gapped clocks for selected channels in the receive and transmit paths to simplify connections into a usart or lapd controller in fractional t1/e1 or isdn-pri applications. when the gapped clock feature is enabled, a gated clock is output on the tchclk signal. the channel selection is controlled via the transmit gapped-clock channel select registers ( tgccs1 : tgccs4 ). the transmit path is enabled for gapped clock mode with the tgclken bit ( tescr .6). both 56kbps and 64kbps channel formats are supported as determined by tescr .7. when 56kbps mode is selected, the clock corresponding to the data/control bit in the channel is omitted (only the seven most significant bits of the channel have clocks). 8.8.6 receive fractional support (gapped clock mode) the ds26528 can be programmed to output gapped clocks for selected channels in the receive and transmit paths to simplify connections into a usart or lapd controller in fractional t1/e1 or isdn-pri applications. when the gapped clock feature is enabled, a gated clock is output on the rchclk signal. the channel selection is controlled via the receive gapped-clock channel select registers ( rgccs1 : rgccs4 ). the receive path is enabled for gapped clock mode with the rgclken bit ( rescr .6). both 56kbps and 64kbps channel formats are supported as determined by rescr .7. when 56kbps mode is selected, the clock corresponding to the dat a/control bit in the channel is omitted (only the seven most significant bits of the channel have clocks). bit 8 bit 1 bit 2 tssyncio 1 tssyncio 2 tsysclk tser t bc 3 note 1: tssyncio in normal operation. note 2: tssyncio with h.100en = 1 and tssyncinv = 1. note 3: t bc ( bit cell time ) = 122ns ( t yp) . t bc = 244ns or 488ns also acceptable. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 44 of 276 8.9 framers the ds26528 framer cores are software selectable for t1, j1, or e1. the receive framer locates the frame and multiframe boundaries and monitors the data stream for alarms. it is also used for extracting and inserting signaling data, t1 fdl data, and e1 si- and sa-bit information. the receive-side framer decodes ami, b8zs line coding, synchronizes to the data stream, repo rts alarm information, counts frami ng/coding and crc errors, and provides clock/data and frame-sync signals to the backplane interf ace section. diagnostic capabilities include loopbacks, and 16-bit loop-up and loop-down code detection. the device contains a set of internal registers for host access and control of the device. on the transmit side, clock, data, and frame-sync signals are provided to the framer by the backplane interface section. the framer inserts the approp riate synchronization framing patterns, alarm information, calculates and inserts the crc codes, and provides the b8zs (zero code suppression) and ami line coding. both the transmit and receive path have an hdlc controller. the hdlc controller transmits and receives data via the framer block. the hdlc controller can be assigned to any time slot, portion of a time slot, or to fdl (t1). the hdlc controller has separate 64-byte tx and rx fifo to reduce the amount of processor overhead required to manage the flow of data. the backplane interface provides a versatile method of sending and receiving data from the host system. elastic stores provide a method for interfacing to asynchronous systems, converting from a t1/e1 network to a 2.048mhz, 4.096mhz, 8.192mhz, or n x 64khz system backplane. the elastic stores also manage slip conditions (asynchronous interface). an ibo is provided to allow multiple framers in the ds26528 to share a high-speed backplane. 8.9.1 t1 framing ds1 trunks contain 24 bytes of serial voice/data c hannels bundled with an overhead bit, the f-bit. the f-bit contains a fixed pattern for the receiver to delineate the frame boundaries. the f-bit is inserted once per frame at the beginning of the transmit frame boundary. the frames ar e further grouped into bundles of frames 12 for d4 and 24 for esf. the d4 and esf framing modes are outlined in table 8-10 and table 8-11 . in the d4 mode, framing bit for frame 12 is ignored if japanese yellow is selected. table 8-10. d4 framing mode frame number ft fs signaling 1 1 2 0 3 0 4 0 5 1 6 1 a 7 0 8 1 9 1 10 1 11 0 12 0 b downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 45 of 276 table 8-11. esf framing mode frame number framing fdl crc signaling 1 2 crc-1 3 4 0 5 6 crc-2 7 8 0 9 10 crc-3 11 12 13 14 crc-4 15 16 0 17 18 crc-5 19 20 1 21 22 crc-6 23 24 1 table 8-12. slc-96 framing frame number ft fs signaling 1 1 2 0 3 0 4 0 5 1 6 1 a 7 0 8 1 9 1 10 1 11 0 12 0 b 13 1 14 0 15 0 16 0 17 1 18 1 c 19 0 20 1 21 1 22 1 23 0 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 46 of 276 frame number ft fs signaling 24 c1 (concentrator bit) d 25 1 26 c2 (concentrator bit) 27 0 28 c3 (concentrator bit) 29 1 30 c4 (concentrator bit) a 31 0 32 c5 (concentrator bit) 33 1 34 c6 (concentrator bit) 35 0 36 c7 (concentrator bit) b 37 1 38 c8 (concentrator bit) 39 0 40 c9 (concentrator bit) 41 1 42 c10 (concentrator bit) c 43 0 44 c11 (concentrator bit) 45 1 46 0 (spoiler bit) 47 0 d 48 1 (spoiler bit) 49 1 50 0 (spoiler bit) 51 0 52 m1 (maintenance bit) 53 1 54 m2 (maintenance bit) a 55 0 56 m3 (maintenance bit) 57 1 58 a1 (alarm bit) 59 0 60 a2 (alarm bit) b 61 1 62 s1 (switch bit) 63 0 64 s2 (switch bit) 65 1 c 66 s3 (switch bit) 67 0 68 s4 (switch bit) 69 1 70 1 (spoiler bit) 71 0 72 0 d downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 47 of 276 8.9.2 e1 framing the e1 framing consists of fas, nfas detection as shown in table 8-13 . table 8-13. e1 fas/nfas framing crc-4 frame # type 1 2 3 4 5 6 7 8 0 fas c1 0 0 1 1 0 1 1 1 nfas 0 1 a sa4 sa5 sa6 sa7 sa8 2 fas c2 0 0 1 1 0 1 1 3 nfas 0 1 a sa4 sa5 sa6 sa7 sa8 4 fas c3 0 0 1 1 0 1 1 5 nfas 1 1 a sa4 sa5 sa6 sa7 sa8 6 fas c4 0 0 1 1 0 1 1 7 nfas 0 1 a sa4 sa5 sa6 sa7 sa8 8 fas c1 0 0 1 1 0 1 1 9 nfas 1 1 a sa4 sa5 sa6 sa7 sa8 10 fas c2 0 0 1 1 0 1 1 11 nfas 1 1 a sa4 sa5 sa6 sa7 sa8 12 fas c3 0 0 1 1 0 1 1 13 nfas e1 1 a sa4 sa5 sa6 sa7 sa8 14 fas c4 0 0 1 1 0 1 1 15 nfas e2 1 a sa4 sa5 sa6 sa7 sa8 c = c bits are the crc-4 remainder, a = alarm bits, sa = bits for data link. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 48 of 276 table 8-14 shows registers that are related to setting up the framing. table 8-14. registers related to setting up the framer register framer addresses function transmit master mode register ( tmmr ) 180h t1/e1 mode. transmit control register 1 ( tcr1 ) 181h source of the f-bit. transmit control register 2 ( tcr2 ) 182h f-bit corruption, selection of slc-96. transmit control register 3 ( tcr3 ) 183h esf or d4 mode selection. receive master mode register ( rmmr ) 080h t1/e1 selection for receiver. receive control register 1 ( rcr1 ) 081h resynchronization criteria for the framer. receive control register 2 ( t1rcr2 ) 014h t1 remote alarm and oof criteria. receive control register 2 ( e1rcr2 ) 082h e1 receive loss of signal criteria selection. receive latched status register 1 ( rls1 ) 090h receive latched status 1. receive interrupt mask register 1 ( rim1 ) 0a0h receive interrupt mask 1. receive latched status register 2 ( rls2 ) 091h receive latched status 2. receive interrupt mask register 2 ( rim2 ) 0a1h receive interrupt mask 2. receive latched status register 4 ( rls4 ) 093h receive latched status 4. receive interrupt mask register 4 ( rim4 ) 0a3h receive interrupt mask 4. frames out of sync count register 1 ( foscr1 ) 054h framer out of sync register 1. frames out of sync count register 2 ( foscr2 ) 055h framer out of sync register 2. e1 receive align frame register ( e1raf ) 064h raf byte. e1 receive non-align frame register ( e1rnaf ) 065h rnaf byte. transmit slc-96 data link register 1 ( t1tslc1 ) 164h transmit slc-96 bits. transmit slc-96 data link register 2 ( t1tslc2 ) 165h transmit slc-96 bits. transmit slc-96 data link register 3 ( t1tslc3 ) 166h transmit slc-96 bits. receive slc-96 data link register 1 ( t1rslc1 ) 064h receive slc-96 bits. receive slc-96 data link register 2 ( t1rslc2 ) 065h receive slc-96 bits. receive slc-96 data link register 3 ( t1rslc3 ) 066h receive slc-96 bits. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 49 of 276 8.9.3 t1 transmit synchronizer the ds26528 transmitter can identify the d4 or esf frame boundary, as well as the crc multiframe boundaries within the incoming nrz data stream at tser. the tfm ( tcr3 .2) control bit determines whether the transmit synchronizer searches for the d4 or esf multiframe. a dditional control signals for the transmit synchronizer are located in the tsyncc register. the latched status bit tls3 .0 (lofd) is provided to indicate that a loss-of-frame synchronization has occurred. the real-time bit (lof) is also provid ed to indicate when the synchronizer is searching for frame/multiframe alignment. the lofd bit can be enabled to cause an interrupt condition on intb . note that when the transmit synchroni zer is used, the tsync signal should be set as an output (tsio = 1) and the recovered frame-sync pulse will be output on this signal. the recovered crc-4 multiframe sync pulse is output if enabled with tiocr .0 (tsm = 1). other key points concerning the e1 transmit synchronizer: 1) the tx synchronizer is not operat ional when the transmit elastic stor e is enabled, including ibo modes. 2) the tx synchronizer does not perform crc-6 alignm ent verification (esf mode) and does not verify crc-4 codewords. the tx synchronizer cannot search for the cas multiframe. table 8-15 shows the registers related to the transmit synchronizer. table 8-15. registers related to the transmit synchronizer register framer addresses function transmit synchronizer control register ( tsyncc ) 18eh resynchronization cont rol for the transmit synchronizer. transmit control register 3 ( tcr3 ) 183h tfm bit selects between d4 and esf for the transmit synchronizer. transmit latched status register 3 ( tls3 ) 192h provides latched status for the transmit synchronizer. transmit interrupt mask register 3 ( tim3 ) 1a2h provides mask bits for the tls3 status. transmit i/o configuration register ( tiocr ) 184h tsync should be set as an output. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 50 of 276 8.9.4 signaling the ds26528 supports both software- and hardware-based signaling. interrupts can be generated on changes of signaling data. the ds26528 is also equipped with receive- signaling freeze on loss of synchronization (oof), carrier loss, or change of frame alignment. the ds26528 also has hardware pins to indicate signaling freeze. ? flexible signaling support o software or hardware based o interrupt generated on change of signaling data o receive-signaling freeze on loss of frame, loss of signal, or change of frame alignment ? hardware pins for carrier loss and signaling freeze indication table 8-16. registers related to signaling register framer addresses function transmit-signaling registers 1 to 16 ( ts1 to ts16) 140h to 14bh (t1/j1) 140h to 14fh (e1 cas) transmit abcd signaling. software-signaling insertion enable registers 1 to 4 ( ssie1 to ssie4) 118h, 119h, 11ah, 11bh when enabled, signaling is inserted for the channel. transmit hardware-signaling channel select registers 1 to 4 ( thscs1 to thscs4) 1c8h, 1c9h, 1cah, 1cbh bits determine which channels will have signaling inserted in hardware-signaling mode. receive-signaling control register ( rsigc ) 013h freeze control for receive signaling. receive-signaling all-ones insertion registers 1 to 3 ( t1rsaoi1 to t1rsaoi3) 038h, 039h, 03ah registers for all-ones insertion (t1 mode only). receive-signaling registers 1 to 16 ( rs1 to rs16) 040h to 04bh (t1/j1) 040h to 04fh (e1) receive-signaling bytes. receive-signaling status registers 1 to 4 ( rss1 to rss4) 098h to 09ah (t1/j1) 98h to 9fh (e1) receive-signaling change of status bits. receive-signaling change of state enable registers 1 to 4 ( rscse1 to rscse4) 0a8h, 0a9h, 0aah, 0abh receive-signaling change of state interrupt enable. receive latched status register 4 ( rls4 ) 093h receive-signaling change of state bit. receive interrupt mask register 4 ( rim4 ) 0a3h receive-signaling change of state interrupt mask bit. receive-signaling reinsertion enable registers 1 to 4 ( rsi1 to rsi4) 0c8h, 0c9h, 0cah, 0cbh registers for signaling reinsertion. note: the addresses shown are for framer 1. addresses for fram ers 2 to 4 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 4 for framers 2 to 4. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 51 of 276 8.9.4.1 transmit-signaling operation there are two methods to provide transmit-signaling data. these are processor based (i.e., software based) or hardware based. processor based refers to acce ss through the transmit-signaling registers, ts1 : ts16, while hardware based refers to using the tsig pins. both methods can be used simultaneously. 8.9.4.1.1 processor-based signaling in processor-based mode, signaling data is l oaded into the transmit-signaling registers ( ts1 :ts16) via the host interface. on multiframe boundaries, the contents of these registers are loaded into a shift register for placement in the appropriate bit position in the outgo ing data stream. the user can use the transmit multiframe interrupt in latched status register 1 ( tls1 .2) to know when to update the signaling bits. the user need not update any transmit-signaling register for which there is no change of state for that register. each transmit-signaling register c ontains the robbed-bit signaling ( tcr1 .4 in t1 mode) or ts16 cas signaling ( tcr1 .6 in e1 mode) for one time slot that will be inserted into the outgoing stream. signaling data can be sourced from the ts registers on a per-channel basis by us ing the software-signaling insertion enable registers, ssie1 : ssie4 . in t1 esf framing mode, there are four signaling bits per channel (a, b, c, and d). ts1:ts12 contain a full multiframe of signaling data. in t1 d4 framing mode, ther e are only two signaling bits per channel (a and b). in t1 d4 framing mode, the framer uses a and b bit positions for the next multiframe. the c and d bit positions become dont care in d4 mode. in e1 mode, ts16 carries the signaling information. this information can be in either ccs (common-channel signaling) or cas (channel-associated signaling) format. the 32 time slots are referenced by two different channel number schemes in e1. in channel numbering, ts0 to ts31 are labeled channel 1 to channel 32. in phone channel numbering, ts1 to ts15 are labeled channel 1 to channel 15, and ts17 to ts31 are labeled channel 15 to channel 30. 8.9.4.2 time slot numbering schemes ts 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 channel 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 phone channel 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 8.9.4.2.1 hardware-based signaling in hardware-based mode, signaling data is input via the ts ig pin. this signaling pcm stream is buffered and inserted to the data stream being input at the tser pin. signaling data can be input via the transmit hardware-signaling channel select ( thscs1 ) function. the framer can be set up to take the signaling data presented at the ts ig pin and insert the signaling data into the pcm data stream that is being input at the tser pin. the user c an control which channels are to have signaling data from the tsig pin inserted into them on a per-channel basis. the sign aling insertion capabilities of the framer are available whether the transmit-side elastic store is enabled or disa bled. if the elastic store is enabled, the backplane clock (tsysclk) can be either 1.544mhz or 2.048mhz. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 52 of 276 8.9.4.3 receive-signaling operation there are two methods to access receive-signaling data and provide transmit-signaling data: processor based (i.e., software based) or hardware based. processor based refe rs to access through the transmit- and receive-signaling registers, rs1 :rs16. hardware based refers to the rsig pi n. both methods can be used simultaneously. 8.9.4.3.1 processor-based signaling signaling information is sampled from the receive data st ream and copied into the re ceive-signaling registers, rs1 :rs16. the signaling information in these registers is always updated on multiframe boundaries. this function is always enabled. 8.9.4.3.2 change of state to avoid constant monitoring of the receive-signaling r egisters, the ds26528 can be pr ogrammed to alert the host when any specific channel or channels unde rgo a change of their signaling state. rscse1 : rscse4 are used to select which channels can cause a change-of-state indication. the change of state is indicated in latched status register 4 ( rls4 .3). if signaling integration is enabled, the ne w signaling state must be constant for three multiframes before a change-of-state indication is indicated. the user can enable the intb pin to toggle low upon detection of a change in signaling by setting the interrupt mask bit rim4 .3. the signaling integration mode is global and cannot be enabled on a channel-by-channel basis. the user can identity which channels have undergone a sign aling change of state by reading the receive-signaling status ( rss1 : rss4 ) registers. the information from these registers tells the user which rsx register to read for the new signaling data. all changes are indicated in the rss1 :rss4 registers regardless of the rscse1 : rscse4 registers. 8.9.4.3.3 hardware-based receive signaling in hardware-based signaling, the signali ng data can be obtained from the rser pin or the rsig pin. rsig is a signaling pcm stream output on a channel-by-channel basis from the signaling buffer. the t1 robbed bit or e1 ts16 signaling data is still present in the original data st ream at rser. the signaling buffer provides signaling data to the rsig pin and also allows signaling data to be reinsert ed into the original data stream in a different alignment that is determined by a multiframe signal from the rsync pin. in this mode, the receive elastic store can be enabled or disabled. if the receive elastic store is enabled, the backplane clock (rsysclk) can be either 1.544mhz or 2.048mhz. in the esf framing mode, the abcd signaling bits are output on rsig in the lower nibble of each channel. the rsig data is updated once a multifra me (3ms for t1 esf, 1.5ms for t1 d4, 2ms for e1 cas) unless a signaling freeze is in effect. in the d4 framin g mode, the ab signaling bits are output twice on rsig in the lower nibble of each channel. thus, bits 5 and 6 contain the same data as bits 7 and 8, respectively, in each channel. 8.9.4.3.4 receive-signali ng reinsertion at rser in this mode, the user provides a mult iframe sync at the rsync pin and the signaling data will be reinserted based on this alignment. in t1 mode, this results in two copies of the signaling data in the rser data stream. the original signaling data is based on the fs/esf frame positions, and the realigned data is based on the user-supplied multiframe sync applied at rsync. in voice channels, this extra copy of signaling data is of little consequence. reinsertion can be avoided in data channels since this feat ure is activated on a per-channel basis. for reinsertion, the elastic store must be enabled; for t1, the backplane clock can be either 1.544mhz or 2.048mhz. e1 signaling information cannot be reinserted into a 1.544mhz backplane. signaling-reinsertion mode is enabled on a per-channel ba sis by setting the receive-signaling reinsertion channel select bit high in the receive-signaling reinsertion enable register ( rsi1 : rsi4 ). the channels that are to have signaling reinserted are selected by writing to the rsi1 : rsi4 registers. in e1 mode, t he user generally selects all channels or none for reinsertion. 8.9.4.3.5 force receive-signaling all ones in t1 mode, the user can, on a per-channel basis, force the robbed-bit signaling bit positions to 1. this is done by using the t1-mode receive-signaling all-ones insertion registers ( t1rsaoi1 : t1rsaoi3 ). the user sets the channel select bit in the t1rsaoi1 : t1rsaoi3 registers to select the channels t hat are to have the signaling forced to one. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 53 of 276 8.9.4.3.6 receive-signaling freeze the signaling data in the four multiframe signaling buffe rs is frozen in a known good state upon either a loss of synchronization (oof event), carrier loss, or change of frame alignment. in t1 mode, this action meets the requirements of bellcore tr-tsy-000170 for signaling freezi ng. to allow this freeze action to occur, the rsfe control bit ( rsigc .1) should be set high. the user can force a freeze by setting the rsff control bit ( rsigc .2) high. the rsigf output pin provides a hardware indication t hat a freeze is in effect. the four multiframe buffer provides a three multiframe delay in the signaling bits pr ovided at the rsig pin (and at the rser pin if receive- signaling reinsertion is enabled). when freezing is enabled (r sfe = 1), the signaling data is held in the last known good state until the corrupting error condition subsides. wh en the error condition subsides, the signaling data is held in the old state for at least an additional 9ms (4.5ms in d4 framing mode, 6ms for e1 mode) before being allowed to be updated with new signaling data. the receive-signaling registers are fr ozen and not updated during a loss-of-sync condition. they will contain the most recent signaling information before the lof occurred. 8.9.4.4 transmit slc-96 operation (t1 mode only) in an slc-96-based transmission scheme, the standard fs-bit pattern is robbed to make room for a set of message fields. the slc-96 multiframe is made up of six d4 superframes, thus it is 72 frames long. in the 72- frame slc-96 multiframe, 36 of the framing bits are the normal ft pattern and the other 36 bits are divided into alarm, maintenance, spoiler, and concentrator bits, as well as 12 bits of the normal fs pattern. additional slc-96 information can be found in bellcore document tr-tsy-000 008. registers related to the transmit fdl are shown in table 8-17 . table 8-17. registers related to slc-96 register framer addresses function transmit fdl register ( t1tfdl ) 162h for sending messages in transmit slc-96 ft/fs bits. transmit slc-96 data link registers 1 to 3 ( t1tslc1 : t1tslc3 ) 164h, 165h, 166h registers that cont rol the slc-96 overhead values. transmit control register 2 tcr2 ) 182h transmit control for data selection source for the ft/fs bits. transmit latched status register 1 ( tls1 ) 190h status bit for indicating transmission of data link buffer. receive slc-96 data link registers 1 to 3 ( t1rslc1 : t1rslc3 ) 064h, 065h, 066h receive latched status register 7 ( rls7 ) 096h receive slc-96 alignment event. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. the t1tfdl register is used to insert the slc-96 message fields. to insert the slc-96 message using the t1tfdl register, the user should configure the ds26528 as shown: ? tcr2 .6 (tslc96) = 1 enable transmit slc-96. ? tcr2 .7 (tfdls) = 0 source fs bits via tfdl or slc-96 formatter. ? tcr3 .2 (tfm) = 1 d4 framing mode. ? tcr1 .6 (tfpt) = 0 do not pass through tser f-bits. the ds26528 automatically inserts the 12- bit alignment pattern in the fs bits for the slc-96 data link frame. data from t1tslc1 : t1tslc3 is inserted into the remaining fs-bit locati ons of the slc-96 multiframe. the status bit tslc96 located at tls1 .4 is set to indicate that the slc-96 data link buffer has been transmitted and that the user should write new message data into t1tslc1 : t1tslc3 . the host has 9ms after the assertion of tls1.4 to write the registers t1tslc1 : t1tslc3 . if no new data is provided in these registers, the previous values are retransmitted. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 54 of 276 8.9.4.5 receive slc-96 operation (t1 mode only) in an slc-96-based transmission scheme, the standard fs-bit pattern is robbed to make room for a set of message fields. the slc-96 multiframe is made up of six d4 superframes, thus it is 72 frames long. in the 72- frame slc-96 multiframe, 36 of the framing bits are the normal ft pattern and the other 36 bits are divided into alarm, maintenance, spoiler, and concentrator bits, as well as 12 bits of the normal fs pattern. additional slc-96 information can be found in bellcore document tr-tsy-000008. to enable the ds26528 to synchronize onto a slc-96 pa ttern, the following configuration should be used: ? rcr1 .5 (rfm) = 1 set to d4 framing mode. ? rcr1 .3 (syncc) = 1 set to cross-couple ft and fs bits. ? t1rcr2 .4 (rslc96) = 1 enable slc-96 synchronizer. ? rcr1 .7 (synct) = 0 set to minimum sync time. the slc-96 message bits can be extracted via the t1rslc1 : t1rslc3 registers. the status bit rslc96 located at rls7 .3 is useful for retrieving slc-96 message data. the rslc96 bit indicates when the framer has updated the data link registers t1rslc1 : t1rslc3 with the latest message data from the incoming data stream. once the rslc96 bit is set, the user has 9ms (or until the next rslc 96 interrupt) to retrieve the most recent message data from the t1rslc1 : t1rslc3 registers. note that rslc96 will not set if the ds26528 is unable to detect the 12-bit slc-96 alignment pattern. 8.9.5 t1 data link 8.9.5.1 t1 transmit bit-oriented code (boc) transmit controller the ds26528 contains a boc generator on the transmit side and a boc detector on the receive side. the boc function is available only in t1 mode. table 8-18 shows the registers related to the transmit bit-oriented code. table 8-18. registers related to t1 transmit boc register framer addresses function transmit boc register ( t1tboc ) 163h transmit bit-oriented message code register. transmit hdlc control register 2 ( thc2 ) 113h bit to enable sending of transmit boc. transmit control register 1( tcr1 ) 181h determines the sourcing of the f-bit. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. bits 0 to 5 in the t1tboc register contain the boc message to be transmitted. setting sboc = 1 ( thc2 .6) causes the transmit boc controller to immediately begin in serting the boc sequence into the fdl bit position. the transmit boc controller automatically provides the abort sequence. boc messages will be transmitted as long as sboc is set. note that the tfpt ( tcr1 .6) control bit must be set to 0 for the boc message to overwrite f-bit information being sampled on tser. 8.9.5.1.1 to transmit a boc 1) write 6-bit code into the t1tboc register. 2) set sboc bit in thc2 = 1. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 55 of 276 8.9.5.2 receive bit-oriente d code (boc) controller the ds26528 framers contain a boc generator on the tran smit side and a boc detector on the receive side. the boc function is available only in t1, esf mode in the data link bits. table 8-19 shows the registers related to the receive boc operation. table 8-19. registers related to t1 receive boc register framer addresses function receive boc control register ( t1rbocc ) 015h controls the receive boc function. receive boc register ( t1rboc ) 063h receive bit-oriented message. receive latched status register 7( rls7 ) 096h indicates changes to the receive bit-oriented messages. receive interrupt mask register 7 ( rim7 ) 0a6h mask bits for rboc for generation of interrupts. note: the addresses shown are for framer 1. addresses for framers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. in esf mode, the ds26528 continuously monitors the receive message bits for a valid boc message. the boc detect (bd) status bit at rls7 .0 is set once a valid message has been detected for a time determined by the receive boc filter bits rbf0 and rbf1 in the t1rbocc register. the 6-bit boc message is available in the t1rboc register. once the user has cleared the bd bit, it remains clear until a new boc is detected (or the same boc is detected following a boc clear event). the boc clear (bc) bit at rls7 .1 is set when a valid boc is no longer being detected for a time determined by the rece ive boc disintegration bits rbd0 and rbd1 in the t1rbocc register. the bd and bc status bits can create a hardware interrupt on the intb signal as enabled by the associated interrupt mask bits in the rim7 register. 8.9.5.3 legacy t1 transmit fdl it is recommended that the ds26528s built-in boc or hd lc controllers be used for most applications requiring access to the fdl. table 8-21 shows the registers related to control of the transmit fdl. table 8-20. registers related to t1 transmit fdl register framer addresses function transmit fdl register ( t1tfdl ) 162h fdl code used to insert transmit fdl. transmit control register 2 ( tcr2 ) 182h defines the source of the fdl. transmit latched status register 2 ( tls2 ) 191h transmit fdl empty bit. transmit interrupt mask register 2 (hdlc) ( tim2 ) 1a1h mask bit for tfdl empty. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. when enabled with tcr2 .7, the transmit section shifts out into th e t1 data stream either the fdl (in the esf framing mode) or the fs bits (in the d4 framing mode) contained in the transmit fdl register ( t1tfdl ). when a new value is written to the t1tfdl , it is multiplexed serially (lsb first) into the proper position in the outgoing t1 data stream. after the full eight bits have been shifted out, t he framer signals the host controller that the buffer is empty and that more data is needed by setting the tls2 .4 bit to a 1. the intb bit also toggles low if enabled via tim2 .4. the user has 2ms to update the t1tfdl with a new value. if the t1tfdl is not updated, the old value in the t1tfdl is transmitted once again. note that in this mode , no zero stuffing is applied to the fdl data. it is strongly suggested that the hdlc controlle r be used for fdl messaging applications. in the d4 framing mode, the framer uses the t1tfdl register to insert the fs framing pattern. to accomplish this, the t1tfdl register must be programmed to 1ch and tcr2 .7 should be set to 0 (source fs data from the t1tfdl register). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 56 of 276 the transmit fdl register ( t1tfdl ) contains the facility data lin k (fdl) information that is to be inserted on a byte basis into the outgoing t1 data stream. the lsb is transmitted first. in d4 mode, only the lower six bits are used. 8.9.5.4 legacy t1 receive fdl it is recommended that the ds26528s built-in boc or hd lc controllers be used for most applications requiring access to the fdl. table 8-21 shows the registers rela ted to the receive fdl. table 8-21. registers related to t1 receive fdl register framer addresses function receive fdl register ( t1rfdl ) 062h fdl code used to insert transmit fdl. receive latched status register 7( rls7 ) 096h receive fdl full bit is in this register. receive interrupt mask register 7( rim7 ) 0a6h mask bit for rfdl full. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. in the receive section, the recovered fdl bits or fs bi ts are shifted bit-by-bit in to the receive fdl register ( t1rfdl ). since the t1rfdl is 8 bits in length, it fills up every 2ms (8 x 250 s). the framer signals an external controller that the buffer has filled via the rls7 .2 bit. if enabled via rim7 .2, the intb pin toggles low, indicating that the buffer has filled and needs to be read. the user ha s 2ms to read this data before it is lost. note that no zero destuffing is applied for the data provided through the t1rfdl register. the t1rfdl reports the incoming facility data link (fdl) or the incoming fs bits. the lsb is received first. in d4 framing mode, t1rfdl updates on multiframe boundaries and reports only the fs bits. 8.9.6 e1 data link table 8-22 shows the registers related to e1 data link. table 8-22. registers related to e1 data link register framer addresses function e1 receive align frame register ( e1raf ) 064h receive frame alignment register. e1 receive non-align frame register register ( e1rnaf ) 065h receive non-frame alignment register. e1 received si bits of the align frame register ( e1rsiaf ) 066h receive si bits of the frame alignment frames. received si bits of the non-align frame register e1rsinaf ) 067h receive si bits of the non-frame alignment frames. received sa4 to sa8 bits register ( e1rsa4 to e1rsa8 ) 069h, 06ah, 06bh, 06ch, 06dh receive sa bits. transmit align frame register ( e1taf ) 164h transmit align frame register. transmit non-align frame register ( e1tnaf ) 165h transmit non-align frame register. transmit si bits of the align frame register ( e1tsiaf ) 166h transmit si bits of the frame alignment frames. transmit si bits of the non-align frame register ( e1tsinaf ) 167h transmit si bits of the non-frame alignment frames. transmit sa4 to sa8 bits register ( e1tsa4 to e1tsa8 ) 169h, 16ah, 16bh, 16ch, 16dh transmit sa4 to sa8. e1 transmit sa-bit control register ( e1tsacr ) 114h transmit sources of sa control. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 57 of 276 8.9.6.1 additional e1 receive sa- and si-bit receive operation (e1 mode) the ds26528, when operated in the e1 mode, provides for access to both the sa and the si bits via two methods. the first involves using the internal e1raf / e1rnaf and e1taf / e1tnaf registers. the second method involves an expanded version of the first method. 8.9.6.1.1 internal register scheme based on double-frame (method 1) on the receive side, the e1raf and e1rnaf registers will always report the data as it received in the sa- and si- bit locations. the e1raf and e1rnaf registers are updated on align frame boundaries. the setting of the receive align frame bit in receive latched status register 2 ( rls2 .0) indicates that the contents of the raf and rnaf have been updated. the host can use the rls2 .0 bit to know when to read the e1raf and e1rnaf registers. the host has 250 s to retrieve the data before it is lost. 8.9.6.1.2 internal regist er scheme based on crc-4 multiframe (receive side) on the receive side there is a set of eight registers ( e1rsiaf , e1rsinaf , e1rra , e1rsa4 : e1rsa8 ) that report the si and sa bits as they are received. these regi sters are updated with the se tting of the receive crc-4 multiframe bit in receive latched status register 2 ( rls2 .1). the host can use the rls2.1 bit to know when to read these registers. the user has 2ms to retrieve the dat a before it is lost. see th e register descriptions for additional information. 8.9.6.1.3 internal regist er scheme based on crc-4 multiframe (transmit side) on the transmit side there is a set of eight registers ( e1tsiaf , e1tsinaf , e1tra , e1tsa4 :e1tsa8) that, via the transmit sa-bit control register ( e1tsacr ), can be programmed to insert both si and sa data. data is sampled from these registers with the setting of the transmit mu ltiframe bit in transmit latched status register 1 ( tls1 .3). the host can use the tls1.3 bit to know when to update t hese registers. it has 2ms to update the data or else the old data will be retransmitted. see the register descriptions for additional information. 8.9.6.2 sa-bit monitoring and reporting in addition to the registers outlined a bove, the ds26528 provides st atus and interrupt capability in order to detect changes in the state of selected sa bits. the 2 e1rsaimr register can be used to select which sa bits are monitored for a change of state. when a change of state is detected in one of the enabled sa-bit positions, a status bit is set in the 9 rls7 register via the saxcd bit (bit 0). this status bit can, in turn, be used to generate an interrupt by unmasking rim7 .0 (saxcd). if multiple sa bits ha ve been enabled, the user can read the sabits register at address 06eh to determine the current value of each sa bit. for the sa6 bits, additional support is available to detect specific codewords per ets 300 233. the sa6code register reports the received sa6 codeword. the codeword must be stable for a period of three submultiframes and be different from the previous stored value in order to be updated in this register. see the 9 sa6code register description for further details on the operati on of this register and the values reported in it. an additional status bit is provided in 29 rls7 (sa6cd) to indicate if the received sa6 codewo rd has changed. a mask bit is provided for this status bit in rim7 to allow for interrupt generation when enabled. 8.9.7 maintenance and alarms the ds26528 provides extensive functions for alarm detecti on and generation. it also provides diagnostic functions for monitoring of performance and sending of diagnostic information such as the following: ? real-time and latched status bits, interrupts, and interrupt mask for transmitter and receiver ? los detection ? ria detection and generation ? pdv violation detection ? error counters ? ds0 monitoring ? milliwatt generation and detection ? slip buffer status for transmit and receive downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 58 of 276 table 8-23 shows some of the registers re lated to maintenance and alarms. table 8-23. registers related to maintenance and alarms register framer addresses function receive real-time status register 1 ( rrts1 ) 0b0h real-time receive status 1. receive interrupt mask register 1( rim1 ) 0a0h real-time interrupt mask 1. receive latched status register 2 ( rls2 ) 091h real-time latched status 2. receive real-time status register 3 ( rrts3 ) 0b2h real-time receive status 2. receive latched status register 3 ( rls3 ) 092h real-time latched status 3. receive interrupt mask register 3 ( rim3 ) 0a2h real-time interrupt mask 3. receive interrupt mask register 4 ( rim4 ) 0a3h real-time interrupt mask 3. receive latched status register 7 ( rls7 ) 096h real-time latched status 7. receive interrupt mask register 7 ( rim7 ) 0a6h real-time interrupt mask 7. transmit latched status register 1 ( tls1 ) 190h loss of transmit cl ock status, tpdv, etc. transmit latched status register 3 (synchronizer) ( tls3 ) 192h loss of frame status. receive ds0 monitor register ( rds0m ) 060h receive ds0 monitor. error-counter configuration register ( ercnt ) 086h configuration of the error counters. line code violation count register 1 ( lcvcr1 ) 050h line code violation counter 1. line code violation count register 2 ( lcvcr2 ) 051h line code violation counter 2. path code violation count register 1 ( pcvcr1 ) 052h receive path code violation counter 1. path code violation count register 2 ( pcvcr2 ) 053h receive path code violation counter 2. frames out of sync count register 1 ( foscr1 ) 054h receive frame out of sync counter 1 frames out of sync count register 2 ( foscr2 ) 055h receive frame out of sync counter 2 e-bit count register 1 ( e1ebcr1 ) 056h e-bit count register 1. e-bit count register 2 ( e1ebcr2 ) 057h e-bit count register 2. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 59 of 276 8.9.7.1 status and information bit operation when a particular event has occurred (or is occurring), t he appropriate bit in one of these registers is set to 1. status bits can operate in either a latched or real-tim e fashion. some latched bits can be enabled to generate a hardware interrupt via the intb signal. 8.9.7.1.1 real-time bits some status bits operate in a real-time fashion. these bi ts are read-only and indicate the present state of an alarm or a condition. real-time bits remain stable and valid during the host read operation. the current value of the internal status signals can be read at any time from the r eal-time status registers wit hout changing any the latched status register bits. 8.9.7.1.2 latched bits when an event or an alarm occurs and a latched bit is set to 1, it remains set until cleared by the user. these bits typically respond on a change-of-state for an alarm, condit ion, or event, and operate in a read-then-write fashion. the user should read the value of the desired status bit and then write a 1 to that particular bit location to clear the latched value (write a 0 to locations not to be cleared). once the bit is cleared, it is not set again until the event has occurred again. 8.9.7.1.3 mask bits some of the alarms and events can be either masked or un masked from the interrupt pin via the receive interrupt mask registers ( rim1 : rim7 ). when unmasked, the intb signal is forced low when the enabled event or condition occurs. the intb pin is allowed to return high (if no other unm asked interrupts are present) when the user reads and then clears (with a write) the alarm bi t that caused the interrupt to occur. note that the latched status bit and the intb pin clear even if the alarm is still present. note that some conditions can have multiple status indi cations. for example, receive loss of frame (rlof) provides the following indications: rrts1 .0 (rlof) real-time indication that the receiver is not synchronized with incoming data stream. read-only bit that remains high as long as the condition is present. rls1 .0 (rlofd) latched indication that the receiver has lost synchronization since the bit was last cleared. bit cl ears when written by the user, even if the condition is still present (rising edge detect of rrts1 .0). rls1 .4 (rlofc) latched indication that the receiver has reacquired synchronization since the bit wa s last cleared. bit clears when written by the user, even if the condition is still present (falling edge detect of rrts1 .0). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 60 of 276 table 8-24. t1 alarm criteria alarm set criteria clear criteria ais (blue alarm) (see note 1) when over a 3ms window, 4 or fewer zeros are received. when over a 3ms window, 5 or more zeros are received. 1) d4 bit 2 mode ( t1rcr2 .0 = 0) when bit 2 of 256 consecutive channels is set to zero for at least 254 occurrences. when bit 2 of 256 consecutive channels is set to zero for less than 254 occurrences. 2) d4 12th f-bit mode ( t1rcr2 .0 = 1) (note: this mode is also referred to as the japanese yellow alarm.) when the 12th framing bit is set to one for two consecutive occurrences. when the 12th framing bit is set to zero for two consecutive occurrences. rai (yellow alarm) 3) esf mode when 16 consecutive patterns of 00ff appear in the fdl. when 14 or fewer patterns of 00ff hex out of 16 possible appear in the fdl. los (loss of signal) (note: this alarm is also referred to as receive carrier loss (rcl).) when 192 consecutive zeros are received. when 14 or more ones out of 112 possible bit positions are received starting with the first one received. note 1: the definition of the alarm indication si gnal (blue alarm) is an unframed all-ones signal. ais detectors should be able to oper ate properly in the presence of a 10e-3 error rate and they should not falsely trigger on a framed all-ones signal. the ais alarm c riteria in the ds26528 has been set to achieve this performance. it is recommended that the rais bit be qualified with the rlof bit. note 2: the following terms are equivalent: rais = blue alarm rlos = rcl rlof = loss of frame (conventionally rl os for dallas semiconductor devices) rrai = yellow alarm 8.9.8 e1 automatic alarm generation the device can be programmed to automatically transmit ais or remote alarm. when automatic ais generation is enabled ( tcr2 .6 = 1), the device monitors the receive-side framer to determine if any of the following conditions are present: loss of receive frame synchronization, ais alar m (all ones) reception, or loss of receive carrier (or signal). if any one (or more) of these conditi ons is present, the framer forces an ais. when automatic rai generation is enabled ( tcr2 .5 = 1), the framer monitors the receive side to determine if any of the following conditions are present: loss of receive fr ame synchronization, ais alarm (all ones) reception, loss of receive carrier (or signal), or if crc-4 multifra me synchronization cannot be found within 128ms of fas synchronization (if crc-4 is enabled). if any one (or more) of the above co nditions is present, the framer transmits an rai alarm. rai generation conforms to ets 300 011 and itu-t g.706 specifications. note: it is an illegal state to have both automatic ais gene ration and automatic remote alarm generation enabled at the same time. 8.9.8.1 receive ais-ci and rai-ci detection ais-ci is a repetitive pattern of 1.26 se conds. it consists of 1.11 seconds of an unframed all-ones pattern and 0.15 seconds of all ones modified by the ais- ci signature. the ais-ci signature is a repetitive pattern 6176 bits in length in which, if the first bit is numbered bit 0, bits 3088, 3474, and 5790 are logical zeros and all other bits in the pattern are logical ones (t1.403). ais-ci is an unframed patte rn, so it is defined for all t1 framing formats. the rais-ci bit is set when the ais-ci pattern has been detected and rais ( rrts1 .2) is set. rais-ci is a latched bit that should be cleared by t he host when read. rais-ci continues to se t approximately every 1.2 seconds that the condition is present. the host needs to poll the bit in conj unction with the normal ais indicators to determine when the condition has cleared. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 61 of 276 rai-ci is a repetitive pattern within the esf data link wi th a period of 1.08 seconds. it consists of sequentially interleaving 0.99 seconds of 00000000 11111111 (right-to-left ) with 90ms of 00111110 11111111. the rrai-ci bit is set when a bit-oriented code of 00111110 11111111 is detected while rrai ( rrts1 .3) is set. the rrai-ci detector uses the receive boc filter bits (rbf0 and rbf1) located in rbocc to determine the integration time for rai-ci detection. like rais-ci, the rrai-ci bit is latched and should be cleared by the host when read. rrai-ci continues to set approximately every 1.1 seconds that the condition is present. the host needs to poll the bit in conjunction with the normal rai indicators to det ermine when the condition has cleared. it may be useful to enable the 200ms esf rai integration time with the raiie control bit ( t1rcr2 .1) in networks that use rai-ci. 8.9.8.2 t1 receive-side digita l milliwatt code generation receive-side digital milliwatt code generation involves using the t1 receive digital milliwatt registers ( t1rdmwe1 : t1rdmwe3 ) to determine which of the 24 t1 channels of the t1 line going to the backplane should be overwritten with a digital milliwatt pattern. the digital m illiwatt code is an 8-byte repeat ing pattern that represents a 1khz sine wave (1e/0b/0b/1e/9e/8b/8b/9e). each bit in the t1rdmwe1 , t1rdmwe2 , and t1rdmwe3 registers represents a particular channel. if a bit is set to 1, the receive data in that channel is replaced with the digital milliwatt code. if a bit is set to 0, no replacement occurs. 8.9.9 error-count registers the ds26528 contains four counters that are used to accumulate line coding errors, path errors, and synchronization errors. counter updat e options include one-second boundaries, 42ms (t1 mode only), 62.5ms (e1 mode only), or manually. see the erro r-counter configuration register ( ercnt ). when updated automatically, the user can use the interrupt from the timer to determine when to read these registers. all four counters saturate at their respective maximum counts and they will not roll over. ( note: only the line code violation count register has the potential to overflow, but the bit error would have to exceed 10e-2 before this would occur.) the ds26528 can share the one-second timer from port 1 across all ports. all ds26528 error/performance counters can be configured to update on the shared one-se cond source, or a separate manual update signal input. see the error-counter co nfiguration register ercnt register for more information. by allowing multiple framer cores to synchronously latch their counters, the host so ftware can be streamlined to re ad and process performance information from multiple spans in a more controlled manner. 8.9.9.1 line code violation count register (lcvcr) either bipolar violations or code violations can be counted. bipolar violati ons are defined as consecutive marks of the same polarity. in t1 mode, if the b8zs mode is set for the receive side, then b8zs codewords are not counted as bpvs. in e1 mode, if the hdb3 mode is set for t he receive side, then hdb3 c odewords are not counted as bpvs. if ercnt .0 is set, then the lcvcr counts code violations as defined in itu-t o.161. code violations are defined as consecutive bipolar violati ons of the same polarity. in most applications, the framer should be programmed to count bpvs when receiving ami code and to count cvs when receiving b8zs or hdb3 code. this counter increments at all times and is not disabled by loss of sync conditions. the counter saturates at 65,535 and will not rollover. the bit-error rate on an e1 line would have to be greater than 10e -2 before the pcvcr would saturate. see table 8-25 and table 8-26 for details of exactly what the lcvcrs count. table 8-25. t1 line code violation counting options count excessive zeros? ( ercnt .0) b8zs enabled? ( rcr1 .6) what is counted in lcvcr1 , lcvcr2 no no bpvs yes no bpvs + 16 consecutive zeros no yes bpvs (b8zs/hdb3 codewords not counted) yes yes bpvs + 8 consecutive zeros downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 62 of 276 table 8-26. e1 line code violation counting options e1 code violation select ( ercnt .0) what is counted in lcvcr1 , lcvcr2 0 bpvs 1 cvs 8.9.9.2 path code violati on count register (pcvcr) in t1 operation, the path code violation count register (pcvcr) records either ft, fs, or crc-6 errors. when the receive side of a framer is set to operate in the t1 esf framing mode, pcvcr records errors in the crc-6 codewords. when set to operate in the t1 d4 framing mo de, pcvcr counts errors in the ft framing bit position. via the ercnt .2 bit, a framer can be programmed to also report errors in the fs framing bit position. pcvcr is disabled during receive loss of synchr onization (rlof = 1) conditions. see table 8-27 for a detailed description of exactly what errors the pcvcr counts in t1 operation. in e1 operation, pcvcr records crc-4 errors. since the maximum crc-4 count in a one-second period is 1000, this counter cannot saturate. the counter is disabled duri ng loss of sync at either the fas or crc-4 level; it continues to count if loss of multifra me sync occurs at the cas level. the path code violation count register 1 ( pcvcr1 ) is the most significant word and path code violation count register 2 ( pcvcr2 ) is the least significant word of a 16-bit counter that records pat h violations (pvs). table 8-27. t1 path code vi olation counting arrangements framing mode count fs errors? what is counted in pcvcr1 , pcvcr2 d4 no errors in the ft pattern d4 yes errors in both the ft and fs patterns esf dont care errors in the crc-6 codewords 8.9.9.3 frames out of sync count register (foscr) the foscr is used to count the number of multiframes that t he receive synchronizer is out of sync. this number is useful in esf applications needing to measure the paramete rs loss of frame count (lofc) and esf error events as described in at&t publication tr54016. when the fos cr is operated in this mode, it is not disabled during receive loss of synchronization (rlof = 1) conditions. the foscr has an alternate operating mode whereby it will count either errors in the ft framin g pattern (in the d4 mode) or errors in the fps framing pattern (in the esf mode). when the foscr is operated in this mode, it is disabled during receive loss of synchronization (rlof = 1) conditions. see table 8-28 for a detailed description of what the foscr is capable of counting. in e1 mode, the foscr counts word erro rs in the frame alignment signal in time slot 0. this counter is disabled when rlof is high. fas errors will not be counted w hen the framer is searching for fas alignment and/or synchronization at either the cas or crc-4 multiframe level. since the maximum fas word error count in a one- second period is 4000, this counter cannot saturate. the frames out of sync count register 1 ( foscr1 ) is the most significant word and frames out of sync count register 2 ( foscr2 ) is the least significant word of a 16-bit counter that records frames out of sync. table 8-28. t1 frames out of sync counting arrangements framing mode ( rcr1 .5) count mos or f-bit errors ( ercnt .1) what is counted in foscr1 , foscr2 d4 mos number of multiframes out of sync d4 f-bit errors in the ft pattern esf mos number of multiframes out of sync esf f-bit errors in the fps pattern downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 63 of 276 8.9.9.4 e-bit counter (ebcr) this counter is only available in e1 mode. e-bit count register 1 ( e1ebcr1 ) is the most significant word and e-bit count register 2 ( e1ebcr2 ) is the least significant word of a 16-bit counter that records far-end block errors (febe) as reported in the first bit of frames 13 and 15 on e1 lines running with cr c-4 multiframe. these count registers increment once each time the received e-bit is set to 0. since the maximum e-bit count in a one-second period is 1000, this counter cannot saturate. the counter is disabled during loss of sync at either the fas or crc-4 level; it continues to count if loss of mu ltiframe sync occurs at the cas level. 8.9.10 ds0 monitoring function the ds26528 can monitor one ds0 (64kbps) channel in t he transmit direction and one ds0 channel in the receive direction at the same time. table 8-29 shows the registers related to the control of transmit and receive ds0. table 8-29. registers related to ds0 monitoring register framer addresses function transmit ds0 channel monitor select ( tds0sel ) 189h transmit channel to be monitored. transmit ds0 monitor register ( tds0m ) 1bbh monitored data. receive channel monitor select register ( rds0sel ) 012h receive channel to be monitored. receive ds0 monitor register ( rds0m ) 060h monitored data. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. in the transmit direction, the user determines which channel is to be monitored by properly setting the tcm[4:0] bits in the tds0sel register. in the receive direct ion, the rcm[4:0] bits in the rds0sel register need to be properly set. the ds0 channel pointed to by the tcm[4:0] bits appear in the transmit ds0 monitor register ( tds0m ) and the ds0 channel pointed to by the rcm[4:0] bits appear in the receive ds0 monitor register ( rds0m ). the tcm[4:0] and rcm[4:0] bits should be programmed with t he decimal decode of the appropriate t1 or e1 channel. t1 channels 1 to 24 map to register values 0 to 23. e1 channels 1 to 32 map to register values 0 to 31. for example, if ds0 channel 6 in the tr ansmit direction and ds0 channel 15 in the receive direction needed to be monitored, then the following values would be programmed into tds0sel and rds0sel : tcm4 = 0 rcm4 = 0 tcm3 = 0 rcm3 = 1 tcm2 = 1 rcm2 = 1 tcm1 = 0 rcm1 = 1 tcm0 = 1 rcm0 = 0 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 64 of 276 8.9.11 transmit per-channe l idle code insertion channel data can be replaced by an idle code on a per-ch annel basis in the transmit and receive directions. the transmit idle code definition registers ( tidr1 :tidr32) are provided to set the 8-bit idle code for each channel. the transmit channel idle code enable registers ( tcice1 : tcice4 ) are used to enable idle code replacement on a per-channel basis. 8.9.12 receive per-channel idle code insertion channel data can be replaced by an idle code on a per-chan nel basis in the transmit and receive directions. the receive idle code definition registers ( ridr1 :ridr32) are provided to set the 8-bit idle code for each channel. the receive channel idle code enable registers ( rcice1 : rcice4 ) are used to enable idle code replacement on a per-channel basis. 8.9.13 per-channel loopback the per-channel loopback enable registers ( pcl1 : pcl4 ) determine which channels (if any) from the backplane should be replaced with the data from the receive side, i.e ., off the t1 or e1 line. if this loopback is enabled, the transmit and receive clocks and frame syncs must be synchroni zed. one method to accomplish this would be to tie rclk to tclk and rfsync to tsync. there are no rest rictions on which channels can be looped back or on how many channels can be looped back. each of the bit positions in the pe r-channel loopback enable registers ( pcl1 : pcl4 ) represents a ds0 channel in the outgoing frame. when these bits are set to 1, data fr om the corresponding receive channel replaces the data on tser for that channel. 8.9.14 e1 g.706 intermediate crc-4 updating (e1 mode only) the ds26528 can implement the g.706 crc-4 recalculati on at intermediate path points. when this mode is enabled, the data stream presented at tser will already have the fas/nfas, crc multiframe alignment word, and crc-4 checksum in time slot 0. the user can modify the sa-bit positions and this change in data content will be used to modify the crc-4 checksum. this modificati on, however, does not corrupt any error information the original crc-4 checksum may contain. in this mode of operation, tsync must be confi gured to multiframe mode. the data at tser must be aligned to the tsync signal. if tsync is an input, the user must assert tsync aligned at the beginning of the multiframe relative to t ser. if tsync is an output, the user must multiframe align the data presented to tser. this mode is enabled with the tcr3 .0 control bit (crc4r). note that the e1 transmitter must already be enabled for crc insertion with the tcr1 .0 control bit (tcrc4). figure 8-8. crc-4 recalculate method tser xor crc-4calculator extract old crc-4code insert new crc-4 code modify sa-bit positions new sa-bit data + ttip/tring downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 65 of 276 8.9.15 t1 programmable in-band loop code generator the ds26528 can generate and detect a repeating bit pattern from one to eight bits or 16 bits in length. this function is available only in t1 mode . table 8-30. registers related to t1 in-band loop code generator register framer addresses function transmit code definition register 1 ( t1tcd1 ) 1ach pattern to be sent for loop code. transmit code definition register 2 ( t1tcd2 ) 1adh length of the pattern to be sent. transmit control register 3 ( tcr3 ) 183h tloop bit for control of number of patterns being sent. transmit control register 4 ( tcr4 ) 186h length of the code being sent. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. to transmit a pattern, the user loads the pattern to be sent into the transmit code definition registers ( t1tcd1 and t1tcd2 ) and selects the proper length of the pattern by setting the tc1 and tc0 bits in transmit control register 4 ( tcr4 ). when generating a 1-, 2-, 4-, 8-, or 16-bit pattern, both t1tcd1 and t1tcd2 must be filled with the proper code. generation of a 3-, 5-, 6-, and 7-bit pattern only requires t1tcd1 to be filled. once this is accomplished, the pattern is transmitted as long as the tloop control bit ( tcr3 .0) is enabled. normally (unless the transmit formatter is programmed to not insert the f- bit position) the framer over writes the repeating pattern once every 193 bits to allow the f-bit position to be sent. as an example, to transmit the standard loop-up code for channel service units (csus), which is a repeating pattern of ...10000100001..., set tcd1 = 80h, tc0 = 0, tc1 = 0, and tcr3.0 = 1. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 66 of 276 8.9.16 t1 programmable in-band loop code detection the ds26528 can generate and detect a repeating bit pattern from one to eight bits or 16 bits in length. this function is available only in t1 mode . table 8-31. registers related to t1 in-band loop code detection register framer addresses function receive in-band code control register ( t1ribcc ) 082h used for selecting length of receive in- band loop code register. receive up code definition register 1 ( t1rupcd1 ) 0ach receive up code definition register 1. receive up code definition register 2 ( t1rupcd2 ) 0adh receive up code definition register 2. receive down code definition register 1 ( t1rdncd1 ) 0aeh receive down code definition register 1. receive down code definition register 2 ( t1rdncd2 ) 0afh receive up code definition register 2. receive spare code register 1 ( t1rscd1 ) 09ch receive spare code register 1. receive spare code register 2 ( t1rscd2 ) 09dh receive spare code register 2. receive real-time status register 3 ( rrts3 ) 0b2h real-time loop code detect. receive latched status register 3 ( rls3 ) 092h latched loop code detect bits. receive interrupt mask register 3 ( rim3 ) 0a2h mask for latched loop code detect bits. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. the framer has three programmable pattern detectors. ty pically, two of the detectors are used for loop-up and loop-down code detection. the user programs the codes to be detected in the receive up code definition registers ( t1rupcd1 and t1rupcd2 ) and the receive down code definition registers ( t1rdncd1 and t1rdncd2 ). the length of each pattern is selected via the receive in-band code control register ( t1ribcc ). there is a third detector (spare) and it is defined and controlled via the t1rscd1 / t1rscd2 and t1rscc registers. when detecting a 16-bit pattern, both receive code definition registers are used together to form a 16-bit register. for 8-bit patterns, both receive code definition registers are filled with the same value. detection of a 1-, 2-, 3-, 4-, 5-, 6-, and 7-bit pa ttern only requires the first receive code definition register to be filled. the framer detects repeating pattern codes in both framed and unframed circumstances with bit-error rates as high as 10e-2. the detectors can handle both f-bit inserted and f-bit overwr ite patterns. writing the least significant byte of the receive code definition register resets the integration peri od for that detector. the code detector has a nominal integration period of 48ms. thus, after about 48ms of receiving a valid code, the proper status bit (lup, ldn, and lsp) is set to 1. note that real-time status bits, as we ll as latched set and clear bits, are available for lup, ldn, and lsp ( rrts3 and rls3 ). normally codes are sent for a period of 5 seconds. it is recommended that the software poll the framer every 50ms to 100ms until 5 second s has elapsed to ensure that the code is continuously present. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 67 of 276 8.9.17 framer payload loopbacks the framer, payload, and remote loopbacks are controlled by receive control register 3 ( rcr3 ). table 8-32. registers relate d to framer payload loopbacks receive control register 3 ( rcr3 ) framer addresses function framer loopback 083h transmit data output from the framer is looped back to the receiver. payload loopback 083h the 192-bit payload data is looped back to the transmitter. remote loopback 083h data recovered by the re ceiver is looped back to the transmitter. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 68 of 276 8.10 hdlc controllers 8.10.1 receive hdlc controller the ds26528 has an enhanced hdlc controller that can be mapp ed into a single time slot, or sa4 to sa8 bits (e1 mode), or the fdl (t1 mode). the hdlc controller has a 64-byte fifo buffer in both the transmit and receive paths. the user can select any specific bits within the ti me slot(s) to assign to the hdlc controller, as well as specific sa bits (e1 mode). the hdlc controller performs all the necessary ov erhead for generating and receiving performance report messages (prms) as described in ansi t1.403 and t he messages as described in at&t tr54016. the hdlc controller automatically generates and detects flags, gene rates and checks the crc check sum, generates and detects abort sequences, stuffs and destuffs zeros, and byte aligns to the data stream. the 64-byte buffers in the hdlc controller are large enough to allow a full prm to be received or transmitted without host intervention. table 8-33 shows the registers related to the hdlc. table 8-33. registers related to the hdlc register framer addresses function receive hdlc control register ( rhc ) 010h mapping of the hdlc to ds0 or fdl. receive hdlc bit suppress register ( rhbse ) 011h receive hdlc bit suppression register. receive hdlc fifo control register ( rhfc ) 087h determines the length of the receive hdlc fifo. receive hdlc packet bytes available register ( rhpba ) 0b5h tells the user how many bytes are available in the teceive hdlc fifo. receive hdlc fifo register ( rhf ) 0b6h the actual fifo data. receive real-time status register 5 ( rrts5 ) 0b4h indicates the fifo status. receive latched status register 5 ( rls5 ) 094h latched status. receive interrupt mask register 5 ( rim5 ) 0a4h interrupt mask for interrupt generation for the latched status. transmit hdlc control register 1( thc1 ) 110h miscellaneous transmit hdlc control. transmit hdlc bit suppress register ( thbse ) 111h transmit hdlc bit suppress for bits not to be used. transmit hdlc control register 2 ( thc2 ) 113h hdlc to ds0 channel selection and other control. transmit hdlc fifo control register ( thfc ) 187h used to control the transmit hdlc fifo. transmit real-time status register 2 ( trts2 ) 1b1h indicates the real-time st atus of the transmit hdlc fifo. transmit hdlc latched status register 2 ( tls2 ) 191h indicates the fifo status. transmit interrupt mask register 2 (hdlc) register ( tim2 ) 1a1h interrupt mask for the latched status. transmit hdlc fifo buffer available register ( tfba ) 1b3h indicates the number of bytes that can be written into the transmit fifo. transmit hdlc fifo register ( thf ) 1b4h transmit hdlc fifo. note: the addresses shown are for framer 1. addresses for fram ers 2 to 8 can be calculated using the following: framer n = (framer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 69 of 276 8.10.1.1 hdlc fifo control control of the transmit and receive fifos is ac complished via the receive hdlc fifo control ( rhfc ) and transmit hdlc fifo control ( thfc ) registers. the fifo control register s set the watermarks for the fifo. when the receive fifo fills above t he high watermark, the rhwm bit ( rrts5 .1) is set. rhwm and thrm are real-time bits and remain set as long as the fifos writ e pointer is above the watermar k. when the transmit fifo empties below the low watermark, the tlwm bit in the trts2 register is set. tlwm is a real-time bit and remains set as long as the transmit fifos write pointer is below the watermark. if enabled, this condition can also cause an interrupt via the intb pin. if the receive hdlc fifo does overrun, the current pac ket being processed is dropped. the receive fifo is emptied. the packet status bit in rrts5 and rls5 .5 (rovr) indicate an overrun. 8.10.1.2 receive hdlc packet bytes available the lower 7 bits of the receive hdlc packet bytes available register ( rhpba ) indicates the number of bytes (0 to 64) that can be read from the receive fifo. the value indica ted by this register informs the host as to how many bytes can be read from the receive fifo without going past the end of a message. this value refers to one of four possibilities: the first part of a packet, the continuation of a packet, the last part of a packet, or a complete packet. after reading the number of bytes indica ted by this register, the host then c hecks the hdlc status registers for detailed message status. if the value in the rhpba register refers to the beginning portion of a message or continuation of a message, then the msb of the rhpba register returns a value of 1. this indica tes that the host can safely read the number of bytes returned by the lower 7 bits of the rhpba register , but there is no need to chec k the information register since the packet has not yet termi nated (successfully or otherwise). 8.10.1.3 hdlc status and information rrts5 , rls5 , and tls2 provide status information fo r the hdlc controller. when a pa rticular event has occurred (or is occurring), the appropriate bit in one of these registers is set to 1. some of the bits in these registers are latched and some are real-time bits that are not latched. th is section contains register descriptions that list which bits are latched and which are real-time. with the latched bits , when an event occurs and a bit is set to 1, it remains set until the user reads and clears that bit. the bit is clea red when a 1 is written to the bit, and it will not be set again until the event has occurred again. the real-time bits report the current instanta neous conditions that are occurring and the history of these bits is not latched. like the other latched status re gisters, the user follows a read of the status bit with a write. the byte written to the register informs the device which of the latched bits the us er wishes to clear (the real-time bits are not affected by writing to the status register). the user writes a byte to one of thes e registers, with a 1 in the bit positions he or she wishes to clear and a 0 in the bit positions he or she does not wish to clear. the hdlc status registers rls5 and tls2 have the ability to initiate a hardware interrupt via the intb output signal. each of the events in this register can be either masked or unmasked from the interrupt pin via the hdlc interrupt mask registers rim5 and tim2 . interrupts force the intb signal low when the event occurs. the intb pin is allowed to return high (if no other interrupts are pres ent) when the user reads the event bit that caused the interrupt to occur. 8.10.1.4 hdlc receive example the hdlc status registers in the ds2 6528 allow for flexible software interfac e to meet the users preferences. when receiving hdlc messages, the host can choose to be interrupt driven, or to poll to desired status registers, or a combination of polling and interrupt processes can be used. an example routine for using the ds26528 hdlc receiver is given in figure 8-9 . downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 70 of 276 figure 8-9. receive hdlc example reset receive hdlc controller (rhc.6) configure receive hdlc controller (rhc, rhbse, rhfc) start new message buffer enable interrupts rpe and rhwm start new message buffer interrupt? read register rhpba read n bytes from rx hdlc fifo (rhf) n = rhpba[5..0] ms = 1? (ms = rhpba[7]) no yes no yes read rrts5 for packet status (ps2..0) take appropriate action no action required work another process. read n bytes from rx hdlc fifo (rhf) n = rhpba[5..0] start new message buffer start new message buffer downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 71 of 276 8.10.2 transmit hdlc controller 8.10.2.1 fifo information the transmit hdlc fifo buffer available register ( tfba ) indicates the number of bytes that can be written into the transmit fifo. the count from this register informs the host as to ho w many bytes can be written into the transmit fifo without overflowing the buffer. this is a re al-time register. the count shall remain valid and stable during the read cycle. 8.10.2.2 hdlc transmit example the hdlc status registers in the ds2 6528 allow for flexible software interfac e to meet the users preferences. when transmitting hdlc messages, the host can choose to be interrupt driven, or to poll to desired status registers, or a combination of polling and interrupt proc esses can be used. an example routine for using the ds26528 hdlc receiver is given in figure 8-10 . downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 72 of 276 figure 8-10. hdlc message transmit example reset transmit hdlc controller (thc.5) configure transmit hdlc controller (thc1,thc2,thbse,thfc) tlwm interrupt? enable tmend interrupt no action required work another process enable tlwm interrupt and verify tlwm clear read tfba n = tfba[6..0] push message byte into tx hdlc fifo (thf) last byte of message? yes no set teom (thc1.2) push last byte into tx fifo loop n tmend interrupt? yes read tudr status bit tudr = 1 yes disable tmend interrupt resend message disable tmend interrupt prepare new message yes no no no a a a downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 73 of 276 8.11 line interface units (lius) the ds26528 has eight identical liu transmit and receive fr ont-ends for the eight framers. each liu contains three sections: the transmitter, which wave shapes and drives the net work line; the receiver, which handles clock and data recovery; and the jitter attenuator. the ds26528 lius can switch between t1 or e1 networks without changing any external components on either the transmit or receive side. figure 8-11 shows a recommended circuit for software-selected termination with protection. in this configuration, the device can connect to 100 t1 twisted pair, 110 j1 twisted pair, 75 or 120 e1 twisted pair without additional component changes. the signals between the framer and liu are not acce ssible by the user, thus the framer and liu cannot be separated. the transmitters have fast high-impedance capabilit y and can be individually powered down. the ds26528s transmit waveforms meet the correspondi ng g.703 and t1.102 specifications. internal software- selectable transmit termination is provided for 100 t1 twisted pair, 110 j1 twisted pair, 120 e1 twisted pair, and 75 e1 coaxial applications. the receiver can connect to 100 t1 twisted pair, 110 j1 twisted pair, 120 e1 twisted pair, and 75 e1 coaxial. the receive liu can function with a receive signal attenuation of up to 36db for t1 mode and 43db for e1 mode. the receiver sensitivity is programmable from 12db to 43db of cable loss. also, a monitor gain setting can be enabled to provide 14db, 20db, 26db, and 32db of resistive gain. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 74 of 276 figure 8-11. basic balanced network connections dallas single chip transceiver or line interface unit dvdd dvss tvss tvdd rvss rvdd 0.01 uf 0.1 uf 68 uf 0.1 uf 0.1 uf 3.3 v 3.3 v ttip tring rtip rring s1s2 s3s4 s5 s6 s7 s8 t1t2 t3 t4 2:1 1:1 f1 f2f3 f4 tx tip tx ring rx tip rx ring 560 pf 60 60 0.1 uf name description part manufacturer notes 1.25a slow blow fuse smp 1.25 bel fuse 5 f1 to f4 1.25a slow blow fuse f1250t teccor electronics 5 s1, s2 25v (max) transient suppressor p0080sa mc teccor electronics 1, 5 s3 to s6 180v (max) transient suppressor p1800sc mc teccor electronics 1, 4, 5 s7, s8 40v (max) transient suppressor p0300sc mc teccor electronics 1, 5 t1 and t2 transformer 1:1ct and 1:136ct (5.0v, smt) t1136 pulse engineering 2, 3, 5 t1 and t2 transformer 1:1ct and 1:2ct (3.3v, smt) pe-68678 pulse engineering 2, 3, 5 t3 and t4 dual common-mode choke (smt) pe-65857 pulse engineering 5 note 1: changing s7 and s8 to p1800sc devices provides symmetrical voltage suppresion betw een tip, ring, and ground. note 2: the layout from the transformers to the network interface is critical. traces should be at least 25 mils wide and separated from other circuit lines by at least 150 mils. the area under this portion of the circuit should not c ontain power planes. note 3: some t1 (never in e1) applications sour ce or sink power from the network-side center taps of the rx/tx transformers. note 4: the ground trace connected to the s3/s4 pair and the s5/s6 pair sh ould be at least 50 mils wide to conduct the extra current from a longitudinal power-cross event. note 5: alternative component recommendations and line in terface circuits can be found by contacting telecom.support@dalsemi.com or in application note 324 , which is available at www.maxim-ic.com/an324 . note 6: the 560pf on ttip/tring must be tuned to your application. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 75 of 276 table 8-34. recommended supply decoupling supply pins decoupling capacitance notes dvdd/dvss 0.01 f + 0.1 f + 1 f + 10 f dvddio/dvssio 0.01 f + 0.1 f + 1 f + 10 f atvdd/atvss 0.1 f (x8) + 1 f (x4) + 10 f (x2) it is recommended to use one 0.1 f capacitor for each atvdd/atvss pair (8 total), one 1 f for every two atvdd/atvss pairs (4 total), and two 10 f capacitors for the analog transmit supply pins. these capacitors should be located as close to the intended power pins as possible. arvdd/arvss 0.1 f (x8) + 1 f (x4) + 10 f (x2) it is recommended to use one 0.1 f capacitor for each arvdd/arvss pair (8 total), one 1 f for every two arvdd/arvss pai rs (4 total), and two 10 f capacitors for the analog receive supply pins. these capacitors should be located as close to the intended power pins as possible. acvdd/acvss 0.1 f + 1 f + 10 f downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 76 of 276 8.11.1 liu operation the analog ami/hdb3 waveforms off of the e1 lines or t he ami/b8zs waveform off of the t1 lines are transformer coupled into the rtip and rring pins of the ds26528. the user has the option to use internal termination, software selectable for 75 /100 /110 /120 applications, or external terminat ion. the liu recovers clock and data from the analog signal and passes it through the jitter a ttenuation mux. the ds26528 contains an active filter that reconstructs the analog received signal for the nonli near losses that occur in transmission. the receive circuitry also is configurable for various monitor applications . the device has a usable receive sensitivity of 0db to -43db for e1 and 0db to -36db for t1, which allows the device to operate on 0.63mm (22awg) cables up to 2.5km (e1) and 6k feet (t1) in length. data in put to the transmit side of the liu is sent via the jitter attenuation mux to the waveshaping circuitry and line driver. the ds26528 drives the e1 or t1 line from the ttip and tring pins via a coupling transformer. the line driver can handle both c ept 30/isdn-pri lines for e1 and long-haul (csu) or short-haul (dsx-1) lines for t1. the registers that control the liu o peration are shown in table 8-35 . table 8-35. registers related to control of ds26528 liu register framer addresses function global transceiver control register 2 ( gtcr2 ) 0f2h global transceiver control. global transceiver clock control register ( gtccr ) 0f3h mps selections, backplane clock selections global liu software reset register ( glsrr ) 0f5h software reset control for the liu. global liu interrupt status register ( glisr ) 0fbh interrupt status bit for each of the eight lius. global liu interrupt mask register ( glimr ) 0feh interrupt mask register for the liu. liu transmit receive control register ( ltrcr ) 1000h t1/j1/e1 selection, output tri-state, loss criteria. liu transmit impedance and pulse shape selection register ( ltitsr ) 1001h transmit pulse shape and impedance selection. liu maintenance control register ( lmcr ) 1002h transmit maintenance and jitter attenuation control register. liu real status register ( lrsr ) 1003h liu real-time status register. liu status interrupt mask register ( lsimr ) 1004h liu mask registers based on latched status bits. liu latched status register ( llsr ) 1005h liu latched status bits related to loss, open circuit, etc. liu receive signal level register ( lrsl ) 1006h liu receive signal level indicator. liu receive impedance and sensitivity monitor register ( lrismr ) 1007h liu impedance match and sensitivity monitor. note: the addresses shown are for framer 1. addresses for framers 2 to 8 can be calculated using the following framer: framer n = (fr amer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 77 of 276 8.11.2 transmitter nrz data arrives from the framer transmitter; the data is encoded with hdb3 or b8zs or ami. the encoded data passes through a jitter attenuator if it is enabled for t he transmit path. a digital sequencer and dac are used to generate transmit waveforms complaint with t1.102 and g.703 pulse templates. a line driver is used to drive an internal matched impedance circuit for provision of 75 , 100 , 110 , and 120 terminations. the transmitter couples to the e1 or t1 transmit twisted pair (or coaxial cable in some e1 applications) via a 1:2 step-up transfor mer. for the device to create the pr oper waveforms, the transformer used must meet the specifications listed in table 8-37 . the transmitter requires a transmit clock of 2.048mhz for e1 or 1.544mhz for t1/j1 operation. the ds26528 drivers have a short-circ uit and open-circuit detection driver-fail monitor. the txenable pin can high impedance the transmitter outputs for protection switching. the individual transmitters can also be placed in high impedance through register settings. the ds26528 also has functionality for powering down the transmitters individually. the relevant telecommunications specification compliance is shown in table 8-36 . table 8-36. telecommunications specificati on compliance for ds26528 transmitters transmitter function telecommunications compliance t1 telecom pulse template compliance ansi t1.403 t1 telecom pulse template compliance ansi t1.102 transmit electrical characteristics for e1 transmission and return loss compliance itu-t g.703 table 8-37. transformer specifications specification recommended value turns ratio 3.3v applications 1:1 (receive) and 1:2 (transmit) 2% primary inductance 600 h minimum leakage inductance 1.0 h maximum intertwining capacitance 40pf maximum primary (device side) 1.0 maximum transmit transformer dc resistance secondary 2.0 maximum primary (device side) 1.2 maximum receive transformer dc resistance secondary 1.2 maximum downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 78 of 276 8.11.2.1 transmit-line pulse shapes the ds26528 transmitters can be selected individually to meet the pulse templates for e1 and t1/j1 modes. the t1/j1 pulse template is shown in figure 8-12 . the e1 pulse template is shown in figure 8-13 . the transmit pulse shape can be configured for each liu on an individual ba sis. the liu transmit impedan ce selection registers can be used to select an internal tran smit terminating impedance of 100 for t1, 110 for j1 mode, 75 or 120 for e1 mode or no internal termination for e1 or t1 mode. the transmit pulse shape and terminating impedance is selected by ltitsr registers. the pulse shapes will be compla int to t1.102 and g.703. pulse shapes are measured for compliance at the appropriate network interface (ni). for t1 long haul and e1, the pulse shape is measured at the far end. for t1 short haul, the pulse shape is measured at the near end. figure 8-12. t1/j1 transmit pulse templates 1.2 0 - 0.1 - 0.2 - 0.3 - 0.4 - 0.5 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 - 500 - 300 - 100 0 300 500 700 - 400 - 200 200 400 600 100 time (ns) normalized amplitude t1.102/87, t1.403, cb 119 (oct. 79), & i.431 template - 0.77 - 0.39 - 0.27 - 0.27 - 0.12 0.00 0.27 0.35 0.93 1.16 - 500 - 255 - 175 - 175 - 75 0 175 225 600 750 0.05 0.05 0.80 1.15 1.15 1.05 1.05 - 0.07 0.05 0.05 - 0.77 - 0.23 - 0.23 - 0.15 0.00 0.15 0.23 0.23 0.46 0.66 0.93 1.16 - 500 - 150 - 150 - 100 0 100 150 150 300 430 600 750 - 0.05 - 0.05 0.50 0.95 0.95 0.90 0.50 - 0.45 - 0.45 - 0.20 - 0.05 - 0.05 ui time amp. maximum curve ui tim e amp. minimum curve - 0.77 - 0.39 - 0.27 - 0.27 - 0.12 0.00 0.27 0.34 0.77 1.16 - 500 - 255 - 175 - 175 - 75 0175 225 600 750 0.05 0.05 0.80 1.20 1.20 1.05 1.05 - 0.05 0.05 0.05 - 0.77 - 0.23 - 0.23 - 0.15 0.00 0.15 0.23 0.23 0.46 0.61 0.93 1.16 - 500 - 150 - 150 - 100 0100 150 150 300 430 600 750 - 0.05 - 0.05 0.50 0.95 0.95 0.90 0.50 - 0.45 - 0.45 - 0.26 - 0.05 - 0.05 ui time amp. maximum curve ui time amp. minimum curve dsx - 1 template (pe r ansi t1.102-1993 ds1 template (per ansi t1.403-1995 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 79 of 276 figure 8-13. e1 transmit pulse templates 0 -0.1 -0.2 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 1.1 1.2 0 time (ns) scaled amplitude 50 100 150 200 250 -50 -100 -150 -200 -250 269ns 194ns 219ns (in 75 ohm systems, 1.0 on the scale = 2.37vpeak in 120 ohm systems, 1.0 on the scale = 3.00vpeak) g.703 template 8.11.2.2 transmit power-down the individual transmitters can be powered down by setti ng the tpde bit in the liu ma intenance control register ( lmcr ). note that powering down the transmit liu result s in a high-impedance state for the corresponding ttip and tring pins. when tansmit all ones (ais) is invoked, continuous ones are transmitted using mclk as the timing reference. data input from the framer is ignored. ais can be sent by setting a bit in the lmcr . transmit all ones will also be sent if the corresponding receiver goes into los state and the atais bit is set in the lmcr . 8.11.2.3 transmit short-circuit detector/limiter each transmitter has an automatic short-circuit current limiter that activates when the load resistance is approximately 25 or less. scs ( lrsr .2) provides a real-time indication of wh en the current limiter is activated. the liu latched status register ( llsr ) provides latched versions of the information, which can be used to activate an interrupt when enabled via the lsimr register. 8.11.2.4 transmit open-circuit detector the ds26528 can also detect when the ttip or tring outputs are open circuited. ocs ( lrsr .1) provides a real- time indication of when an open circuit is detected. register llsr provides latched versions of the information, which can be used to activate an interrupt when enabled via the lsimr register. the open-circuit detect feature is not available in t1 csu operating modes (lbo5, lbo6, and lbo7). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 80 of 276 8.11.3 receiver the ds26528 contains eight identical receivers. all the receiver s are designed to be fully software-selectable for e1, t1, and j1 without the need to change any external resi stors. the device couples to the receive e1 or t1 twisted pair (or coaxial cable in 75 e1 applications) via a 1:1 or 2:1 transformer. see table 8-37 for transformer details. receive termination and sensit ivity are user configurable. receiv e termination is configurable for 75 , 100 , 110 , or 120 termination by setting the appropriate rimpm[1:0] bits ( lrismr ). when using the internal termination feature, the resistors labeled rr in figure 8-11 should be 60 each. if external termination is required, the resistors need to be 37.5 , 50 , or 60 each depending on the line impedance. receive sensitivity is configurable by setting the appropriate rsms[1:0] bits ( lrismr ). the ds26528 uses a digital clock recovery system. the resultant e1, t1, or j1 clock derived from mclk is multiplied by 16 via an internal pll and fed to the clock recovery system. the clock recovery system uses the clock from the pll circuit to form a 16 times oversampler, which is used to recover the clock and data. this oversampling technique offers outstanding performance to meet jitter tolerance specifications shown in figure 8-15 . normally, the clock that is output at the rclk pin is the recovered clock from the e1 ami/hdb3 or t1 ami/b8zs waveform presented at the rtip and rri ng inputs. if the jitter attenuator ( ltrcr ) is placed in the receive path (as is the case in most applications), the jitter attenuat or restores the rclk to an approximate 50% duty cycle. if the jitter attenuator is either placed in the transmit path or is disabled, the rclk output can exhibit slightly shorter high cycles of the clock. this is due to the highly oversampled digital clock recovery circuitry. see table 12-2 for more details. when no signal is present at rtip and rring, a receive carrier loss (rcl) condition occurs and the rclk is derived from the mclkt1 or mc lke1, depending on the operation of the device. 8.11.3.1 receive level indicator the ds26528 reports the signal strength at rtip and rr ing in approximately 2.5db increments via rsl[3:0] located in the liu receive signal level register ( lrsl ). this feature is helpful when trouble shooting line performance problems. 8.11.3.2 receive g.703 section 10 synchronization signal the ds26528 can receive a 2.048mhz square-wave synchronization clock as specified in section 10 of itu-t g.703. to use this mode, set the receive g.703 clock-enable bit rg703 ( lrismr .7) found in the liu receive impedance and sensitivity monitor register ( lrismr ). 8.11.3.3 receiver monitor mode the receive equalizer is equipped with a monitor mode func tion that is used to overcome the signal attenuation caused by the resistive bridge used in monitoring applicat ions. this function allows for a resistive gain of up to 32db, along with cable attenuation of 12db to 30db as shown in the liu receive impedance and sensitivity monitor register ( lrismr ). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 81 of 276 figure 8-14. typical monitor application primary t1/e1 terminating device monitor port jack t1/e1 line xf m r ds26528 rt rm rm secondary t1/e1 terminating device 8.11.3.4 loss of signal (los) the ds26528 uses both the digital and analog loss-detection method in complianc e with the latest ansi t1.231 for t1/j1 and itu-t g.775, or ets 300 233 for e1 mode of operation. loss of signal (los) is detected if the receiver level fa lls below a threshold analog voltage for certain duration. alternatively, this can be termed as having received 0s for a certain duration. the signal level and timing duration are defined in accordance with the ansi t1. 231, itu-t g.775, or ets 300 233 specifications. for short-haul mode, the loss-detection thresholds are based on cable loss of 12db to 18db for both t1/j1 and e1 modes. the loss thresholds are selectable based on table 9-19 . for long-haul mode, the los detection threshold is based on cable loss of 30db to 38db for t1/j1 and 30db to 45db for e1 mode. note there is no explicit bit called short-haul mode selection. loss declaration level is se t at 3db lower that the maximum sensitivity setting programmed in table 9-19 . the loss state is exited when the receiver detects a certai n ones density at the maximum sensitivity level or higher, which is 3db higher than the loss-detection level. the lo ss-detection signal level and loss-reset signal level are defined with hysteresis to prevent the receiver from bouncing between los and no los states. table 8-38 outlines the specifications governing the loss function. table 8-38. ansi t1.231, it u-t g.775, and ets 300 233 lo ss criteria specifications standard criteria ansi t1.231 itu-t g.775 ets 300 233 loss detection no pulses are detected for 175 75 bits. no pulses are detected for duration of 10 to 255-bit periods. no pulses are detected for a duration of 2048-bit periods or 1ms. loss reset loss is terminated if a duration of 12.5% ones are detected over duration of 175 75 bits. loss is not terminated if 8 consecutive zeros are found if b8zs encoding is used. if b8zs is not used, loss is not terminated if 100 consecutive pulses are zero. the incoming signal has transitions for duration of 10 to 255-bit periods. loss reset criteria are not defined. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 82 of 276 8.11.3.5 ansi t1.231 for t1 and j1 modes for short-haul mode, loss is declared if the received si gnal level is 3db lower from the programmed value (based on table 9-19 ) for a duration of 192-bit periods. hence, if the sensitivity is programmed to be 12db, loss will be declared at 15db. los is reset if the following criteria are met: 1) 24 or more ones are detected in 192-bit period with a programmed sensitivity level measured at rtip and rring. 2) during the 192 bits, fewer than 10 0 consecutive zeros are detected. for long-haul mode, loss is detected if the received signal level is 3db lower from the programmed value (based on table 9-19 ) for a duration of 192-bit periods. hence, if the sensit ivity is programmed at 30db, loss declaration level will be 33db. los is reset if t he following criteria are met: 1) 24 or more ones are detected in 192-bit period with a programmed sensitivity level measured at rtip and rring. 2) during the 192 bits, fewer than 10 0 consecutive zeros are detected. 8.11.3.6 itu-t g.775 for e1 modes for short-haul mode, loss is declared if the received si gnal level is 3db lower from the programmed value (based on table 9-19 ) for a duration of 192-bit periods. hence, if the sensitivity is programmed to be 12db, loss will be declared at 15db. los is reset if the receive signal level is greater than or equal to the programmed sensitivity level for a duration of 192-bit periods. for long-haul mode, loss is detected if the received signal level is 3db lo wer from the programmed value (based on table 9-19 ) for a duration of 192-bit periods. hence, if the sensit ivity is programmed at 30db, loss declaration level will be 33db. los is reset if the receive signal level is gr eater than or equal to the programmed sensitivity level for a duration of 192-bit periods. 8.11.3.7 ets 200 233 for e1 modes for short-haul mode, loss is declared if the received si gnal level is 3db lower from the programmed value (based on table 9-19 ) continuous duration of 2048-bit periods (1ms). los is reset if the receive signal level is greater than or equal to programmed sensitivity le vel for a duration of 192-bit periods. for long-haul mode, loss is declared if the received signal level is 3db lower from the programmed value (based on table 9-19 ) continuous duration of 2048-bit periods (1ms). los is reset if the receive signal level is greater than or equal to the programmed sensitivity level for a duration of 192-bit periods. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 83 of 276 8.11.4 jitter attenuator the ds26528 contains a jitter attenuator for each liu that can be set to a depth of 32 or 128 bits via the jads ( ltrcr .4) bit in the liu transmit receive control register ( ltrcr ). the 128-bit mode is used in applications where large excurs ions of wander are expected. the 32-bit mode is used in delay-sensitive applications. the charac teristics of the attenuation are shown in figure 8-15 . the jitter attenuator can be placed in either the receive path, the transmit path, or disabled by approp riately setting the japs1 and japs0 bits in ltrcr . for the jitter attenuator to operate properly, a 2.048mhz, 1.544 mhz, or a multiple of up to 8x clock must be applied at mclk. see the global transceiver clock control register ( gtccr ) for mclk options. itu-t specification g.703 requires an accuracy of 50ppm for both t1/j1 and e1 applications. tr62411 and ansi sp ecs require an accuracy of 32ppm for t1/j1 interfaces. circuitry adjusts either t he recovered clock from the clock/data recovery block or the clock applied at the tclk pin to create a smooth jitter-fr ee clock, which is used to clock data out of the jitter attenuator fifo. it is acceptable to prov ide a gapped/bursty clock at the tclk pin if the jitter attenuator is placed in the transmit side. if the incoming jitter exceeds either 120ui p-p (buffer depth is 128 bits) or 28ui p-p (buffer depth is 32 bits), the ds26528 sets the jitter attenuator limit trip set (jalts) bit in the liu latched status register ( llsr .3). in t1/j1 mode, the jitter attenuator corner frequen cy is 3.75hz and in e1 mode it is 0.6hz. the ds26528 jitter attenuator is complaint with the following specifications shown in table 8-39 . table 8-39. jitter attenuator standards compliance standard itu-t i.431, g.703, g.736, g.823 ets 300 011, tbr 12/13 at&t tr62411, tr43802 tr-tsy-009, tr-t sy-253, tr-tsy-499 figure 8-15. jitter attenuation frequency (hz) 0db -20db-40db -60db 1 10 100 1k 10k jitter attenuation (db) 100k tr 62411 (dec. 90) prohibited area c u rv e b c u r v e a itu g.7xx prohibited area tbr12 prohibited area t1 e1 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 84 of 276 8.11.5 liu loopbacks the ds26528 provides four liu loopbacks for diagnostic purposes: analog loopback, local loopback, remote loopback, and dual loopback. in the loopback diagram s that follow, tser, tclk, rser, and rclk are inputs/outputs from the framer. note that the framer i nput/output can be in ibo m ode where a single tser/rser can be shared by up to eight framers. 8.11.5.1 analog loopback the analog output of the transmitter ttip and tring is loop ed back to rtip and rring of the receiver. data at rtip and rring is ignored in analog loopback. this is shown in figure 8-16 . figure 8-16. analog loopback line driver transmit framer tclk receive framer optional jitter attenuator receive digital receive analog rclk rtip rring tser rser optional jitter attenuator transmit analog transmit digital 8.11.5.2 local loopback the transmit system data (the internal signals tpos, tn eg, and tclk) is looped back to receive-side inputs to the receive jitter attenuator. the data is also output on ttip and tring. signals at rtip and rring are ignored. signals at rtip and rring are ignored. this loopback is conceptually shown in figure 8-17 . figure 8-17. local loopback line driver transmit framer transmit analog tclk tser optional jitter attenuator rclk rser rtip rring ttip tring receive analog receive digital transmit digital optional jitter attenuator receive framer downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 85 of 276 8.11.5.3 remote loopback the outputs decoded from the receive liu are looped back to the transmit liu. the inputs from the transmit framer are ignored during a remote loopback. th is loopback is conceptually shown in figure 8-18 . figure 8-18. remote loopback line driver transmit framer transmit analog tclk tser optional jitter attenuator rclk rser rtip rring ttip tring receive analog receive digital transmit digital optional jitter attenuator receive framer line driver transmit framer optional jitter attenuator transmit digital transmit analog tclk tser receive framer optional jitter attenuator receive digital receive analog rclk rser rtip rring ttip tring 8.11.5.4 dual loopback the inputs decoded from the receive liu are looped back to the transmit liu. the inputs from the transmit framer are looped back to the receiver with the optional jitter attenuator. this loopback is invoked if rlb and llb are both set in the liu maintenance control register ( lmcr ). this loopback is conceptually shown in figure 8-19 . figure 8-19. dual loopback line driver transmit framer optional jitter attenuator transmit digital transmit analog tclk tser receive framer optional jitter attenuator receive digital receive analog rclk rser rtip rring ttip tring downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 86 of 276 8.12 bit-error-rate test (bert) function the bit-error-rate tester (bert) block can generate and detect both pseudorandom and repeating bit patterns. it is used to test and stress data-communication links. bert f unctionality is dedicated for each of the transceivers. table 8-40 shows the registers related to the conf igure, control, and status of the bert. table 8-40. registers related to be rt configure, control, and status register framer addresses function global bert interrupt status register ( gbisr ) 0fah when any of the 8 berts issue an interrupt, a bit is set. global bert interrupt mask register ( gbimr ) 0fdh when any of the 8 berts issue an interrupt, a bit is set. receive expansion port control register ( rxpc ) 08ah enable for the receiver bert. receive bert port bit suppress register ( rbpbs ) 08bh bit suppression for the receive bert. receive bert port channel select registers 1 to 4 ( rbpcs1 :rbpcs4) 0d4h, 0d5h, 0d6h, 0d7h channels to be enabled for the framer to accept data from the bert pattern generator. transmit expansion port control register ( txpc ) 18ah enable for the transmitter bert transmit bert port bit suppress register ( tbpbs ) 18bh bit suppression for the transmit bert transmit bert port channel select registers 1 to 4 ( tbpcs1 :tbpcs4) 1d4h, 1d5h, 1d6h, 1d7h channels to be enabled for the framer to accept data from the transmit bert pattern generator. bert alternating word count rate register ( bawc ) 1100h bert alternating pattern count register. bert repetitive pattern set register 1 ( brp1 ) 1101h bert repetitive pattern set register 1. bert repetitive pattern set register 2 ( brp2 ) 1102h bert repetitive pattern set register 2. bert repetitive pattern set register 3 ( brp3 ) 1103h bert repetitive pattern set register 3. bert repetitive pattern set register 4 ( brp4 ) 1104h bert repetitive pattern set register 4. bert control register 1 ( bc1 ) 1105h pattern selection and miscellaneous control. bert control register 2 ( bc2 ) 1106h bert bit pattern length control. bert bit count register 1 ( bbc1 ) 1107h bert bit counterincrements for bert bit clocks. bert bit count register 2 ( bbc2 ) 1108h bert bit counter. bert bit count register 3 ( bbc3 ) 1109h bert bit counter. bert bit count register 4 ( bbc4 ) 110ah bert bit counter. bert error count register 1 ( bec1 ) 110bh bert error counter. bert error count register 2 ( bec2 ) 110ch bert error counter. bert error count register 3 ( bec3 ) 110dh bert error counter. bert latched status register ( blsr ) 110eh bert status registersdenotes synchronization loss and other status. bert status interrupt mask register ( bsim ) 110fh bert interrupt mask. note: the addresses shown are for framer 1.addresses for framers 2 to 8 can be calculated using the following framer: framer n = (fra mer 1 address + (n - 1) x 200h); where n = 2 to 8 for framers 2 to 8. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 87 of 276 the bert block can generate and detect the following patterns: ? the pseudorandom patterns 2e7-1, 2e9-1, 2e11-1, 2e15-1, and qrss ? a repetitive pattern from 1 to 32 bits in length ? alternating (16-bit) words that flip every 1 to 256 words ? daly pattern the bert function must be enabled and configured in the txpc and rxpc registers for each port. the bert can then be assigned on a per-channel basis for both the trans mitter and receiver, using the special per-channel function in the tbpcs1 : tbpcs4 and rbcs1 : rbcs4 registers. individual bit positio ns within the channels can be suppressed with the tbpbs and rbpbs registers. using combinations of these functions, the bert pattern can be transmitted and/or received in single or across multip le ds0s, contiguous or broken. transmit and receive bandwidth assignments are independent of each other. the bert receiver has a 32-bit bit counter and a 24-bit er ror counter. the bert rece iver can generate interrupts on: a change in receive-synchronizer status, receive all zero s, receive all ones, error counter overflow, bit counter overflow, and bit error detection. interrupts from each of these events can be masked within the bert function via the bert status interrupt mask register ( bsim ). if the software detects that t he bert has reported an event, then the software must read the bert latched status register ( blsr ) to determine which event(s) has occurred. 8.12.1 bert repetitive pattern set these registers must be properly loaded for the bert to generate and synchronize to a repetitive pattern, a pseudorandom pattern, alternating word pattern, or a daly pattern. for a repetitive pattern that is fewer than 32 bits, the pattern should be repeated so that all 32 bits ar e used to describe the pattern. for example, if the pattern was the repeating 5-bit pattern 01101 (where the rightmost bit is the one sent first and received first), then brp1 should be loaded with adh, brp2 with b5h, brp3 with d6h, and brp4 should be loaded with 5ah. for a pseudorandom pattern, all four registers should be loaded with all ones (i.e., ffh). for an alternating word pattern, one word should be placed into brp1 and brp2 and the other word should be placed into brp3 and brp4. for example, if the dds stress pattern 7e is to be descri bed, the user would place 00h in brp1, 00h in brp2, 7eh in brp3, and 7eh in brp4, and the alternating word counter wo uld be set to 50 (decimal) to allow 100 bytes of 00h followed by 100 bytes of 7eh to be sent and received. 8.12.2 bert error counter once the bert has achieved synchronization, this 24-bit c ounter will increment for each data bit received in error. toggling the lc control bit in bc1 can clear this coun ter. this counter saturates when full and will set the beco status bit in the blsr register. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 88 of 276 9. device registers thirteen address bits are used to control the settings of the registers. the address map is compatible with the dallas semiconductor octal framer product, ds26401 , as well as the ds26521, ds26522, and ds26524. the registers control functions of t he framers, liu, and bert within the ds 26528. the map is divided into eight framers, followed by eight lius and eight berts. global registers (applicable to all eight transceivers and berts) are located within the addr ess space of framer 1. the bulk write mode is a special m ode to write all eight transceivers with one write command (see the gtcr1 register). figure 9-1 shows the register map. the register details are provided in the following tables. the framer registers bits are provided for framer 0, and address bits a[11:8] determi ne the framer addressed. 9.1 register listings table 9-1. register address ranges (in hex) channel global registers receive framer transmit framer liu bert 00f0C00ff ch1 0000C00ef 0100C01ef 1000C101f 1100C110f ch2 0200C02ef 0300C03ef 1020C103f 1110C111f ch3 0400C04ef 0500C05ef 1040C105f 1120C112f ch4 0600C06ef 0700C07ef 1060C107f 1130C113f ch5 0800C08ef 0900C09ef 1080C109f 1140C114f ch6 0a00C0aef 0b00C0bef 10a0C10bf 1150C115f ch7 0c00C0cef 0d00C0def 10c0C10df 1160C116f ch8 0e00C0eef 0f00C0fef 10e0C10ff 1170C117f downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 89 of 276 figure 9-1. register me mory map for the ds26528 fff 1ef 1f0 1ff 3ff 5ff 600 7ff 800 9ff a00 bff 1000 000 0ef 0f0 0ff 100 200 400 c00 dff 10ff 1100 117f e00 framer 1 rx regs adrs = 0001 0000 0000 framer 1 tx regs adrs = 0001 1111 0000 240 regs240 regs adrs = 0000 0000 0000 adrs = 0000 1111 0000 adrs = 0010 0000 0000 framer 2 regs framer 3 regs framer 4 regs framer 5 regs framer 6 regs framer 7 regs framer 8 regs adrs = 0100 0000 0000 adrs = 0101 1111 1111 adrs = 0110 0000 0000 adrs = 0111 1111 1111 adrs = 1000 0000 0000 adrs = 01001 1111 1111 adrs = 01010 0000 0000 adrs = 01011 1111 1111 adrs = 01100 0000 0000 adrs = 01101 1111 1111 adrs = 01110 0000 0000 adrs = 01111 1111 1111 adrs = 10000 0000 0000 liu regs bert adrs = 10000 1111 1111 adrs = 10001 0000 0000 adrs = 10001 0111 1111 reserved global registers 1fff reserved adrs = 11111 1111 1111 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 90 of 276 9.1.1 global register list table 9-2. global register list global register list address name description r/w 0f0h gtcr1 global transceiver control register 1 r/w 0f1h gfcr global framer control register r/w 0f2h gtcr2 global transceiver control register 2 r/w 0f3h gtccr global transceiver clock control register r/w 0f4h reserved 0f5h glsrr global liu software reset register r/w 0f6h gfsrr global framer and bert software reset register r/w 0f7h reserved 0f8h idr device identification register r 0f9h gfisr global framer interrupt status register r 0fah gbisr global bert interrupt status register r 0fbh glisr global liu interrupt status register r 0fch gfimr global framer interrupt mask register r/w 0fdh gbimr global bert interrupt mask register r/w 0feh glimr global liu interrupt mask register r/w 01fh reserved note 1: reserved registers should only be written with all zeros. note 2: the global registers are located in the framer address space. the corresponding address space for the other seven framers is reserved, and should be initialized with all zeros for proper operation. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 91 of 276 9.1.2 framer register list table 9-3. framer register list note: only the framer 1 address is presented here.the same set of r egister definitions applies for transceiver 2 to 8 in accordance with the ds26528 map offsets. transceiver offset is (n - 1) x 200 hex, where n designates th e transceiver in question. framer register list address name description r/w 000hC00fh reserved 010h rhc receive hdlc control register r/w 011h rhbse receive hdlc bit suppress register r/w 012h rds0sel receive channel monitor select register r/w 013h rsigc receive-signaling control register r/w t1rcr2 receive control register 2 (t1 mode) 014h e1rsaimr receive sa-bit interrupt mask register (e1 mode) r/w 015h t1rbocc receive boc control register (t1 mode only) r/w 016hC01fh reserved 020h ridr1 receive idle code definition register 1 r/w 021h ridr2 receive idle code definition register 2 r/w 022h ridr3 receive idle code definition register 3 r/w 023h ridr4 receive idle code definition register 4 r/w 024h ridr5 receive idle code definition register 5 r/w 025h ridr6 receive idle code definition register 6 r/w 026h ridr7 receive idle code definition register 7 r/w 027h ridr8 receive idle code definition register 8 r/w 028h ridr9 receive idle code definition register 9 r/w 029h ridr10 receive idle code definition register 10 r/w 02ah ridr11 receive idle code definition register 11 r/w 02bh ridr12 receive idle code definition register 12 r/w 02ch ridr13 receive idle code definition register 13 r/w 02dh ridr14 receive idle code definition register 14 r/w 02eh ridr15 receive idle code definition register 15 r/w 02fh ridr16 receive idle code definition register 16 r/w 030h ridr17 receive idle code definition register 17 r/w 031h ridr18 receive idle code definition register 18 r/w 032h ridr19 receive idle code definition register 19 r/w 033h ridr20 receive idle code definition register 20 r/w 034h ridr21 receive idle code definition register 21 r/w 035h ridr22 receive idle code definition register 22 r/w 036h ridr23 receive idle code definition register 23 r/w 037h ridr24 receive idle code definition register 24 r/w t1rsaoi1 receive-signaling all-ones insertion register 1 (t1 mode only) 038h ridr25 receive idle code definition register 25 (e1 mode) r/w t1rsaoi2 receive-signaling all-ones insertion register 2 (t1 mode only) 039h ridr26 receive idle code definition register 26 (e1 mode) r/w t1rsaoi3 receive-signaling all-ones insertion register 3 (t1 mode only) 03ah ridr27 receive idle code definition register 27 (e1 mode) r/w 03b ridr28 receive idle code definition register 28 (e1 mode) t1rdmwe1 t1 receive digital milliwatt enable register 1 (t1 mode only) 03c ridr29 receive idle code definition register 29 (e1 mode) r/w t1rdmwe2 t1 receive digital milliwatt enable register 2 (t1 mode only) 03dh ridr30 receive idle code definition register 30 (e1 mode) r/w t1rdmwe3 t1 receive digital milliwatt enable register 3 (t1 mode only) 03eh ridr31 receive idle code definition register 31 (e1 mode) r/w downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 92 of 276 framer register list address name description r/w 03fh ridr32 receive idle code definition register 32 (e1 mode) 040h rs1 receive-signaling register 1 r 041h rs2 receive-signaling register 2 r 042h rs3 receive-signaling register 3 r 043h rs4 receive-signaling register 4 r 044h rs5 receive-signaling register 5 r 045h rs6 receive-signaling register 6 r 046h rs7 receive-signaling register 7 r 047h rs8 receive-signaling register 8 r 048h rs9 receive-signaling register 9 r 049h rs10 receive-signaling register 10 r 04ah rs11 receive-signaling register 11 r 04bh rs12 receive-signaling register 12 r 04ch rs13 receive-signaling r egister 13 (e1 mode only) 04dh rs14 receive-signaling r egister 14 (e1 mode only) 04eh rs15 receive-signaling register 15 (e1 mode only) 04fh rs16 receive-signaling register 16 (e1 mode only) 050h lcvcr1 line code violation count register 1 r 051h lcvcr2 line code violation count register 2 r 052h pcvcr1 path code violation count register 1 r 053h pcvcr2 path code violation count register 2 r 054h foscr1 frames out of sync count register 1 r 055h foscr2 frames out of sync count register 2 r 056h e1ebcr1 e-bit counter 1 (e1 mode only) r 057h e1ebcr2 e-bit counter 2 (e1 mode only) r 058hC05fh reserved 060h rds0m receive ds0 monitor register r 061h e1rfrid receive firmware revision id register (e1 mode only) r t1rfdl receive fdl register (t1 mode) 062h e1rrts7 receive real-time status register 7 (e1 mode) r 063h t1rboc receive boc register (t1 mode) r t1rslc1 receive slc-96 data link register 1 (t1 mode) 064h e1raf e1 receive align frame register (e1 mode) r t1rslc2 receive slc-96 data link register 2 (t1 mode) 065h e1rnaf e1 receive non-align frame register (e1 mode) r t1rslc3 receive slc-96 data link register 3 (t1 mode) 066h e1rsiaf e1 received si bits of the align frame register (e1 mode) r 067h e1rsinaf received si bits of the non-a lign frame register (e1 mode) r 068h e1rra received remote alarm register (e1 mode) r 069h e1rsa4 e1 receive sa4 bits register (e1 mode only) r 06ah e1rsa5 e1 receive sa5 bits register (e1 mode only) r 06bh e1rsa6 e1 receive sa6 bits register (e1 mode only) r 06ch e1rsa7 e1 receive sa7 bits register (e1 mode only) r 06dh e1rsa8 receive sa8 bits register (e1 mode only) r 06eh sabits e1 receive sax bits register r 06fh sa6code received sa6 codeword register r 070hC07fh reserved 080h rmmr receive master mode register r/w rcr1 receive control register 1 (t1 mode) 081h rcr1 receive control register 1 (e1 mode) r/w t1ribcc receive in-band code control register (t1 mode) 082h e1rcr2 receive control register 2 (e1 mode) r/w downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 93 of 276 framer register list address name description r/w 083h rcr3 receive control register 3 r/w 084h riocr receive i/o configuration register r/w 085h rescr receive elastic store control register r/w 086h ercnt error-counter configuration register r/w 087h rhfc receive hdlc fifo control register r/w 088h riboc receive interleave bus operation control register r/w 089h t1rscc in-band receive spare control register (t1 mode only) r/w 08ah rxpc receive expansion port control register r/w 08b rbpbs receive bert port bit suppress register r/w 08chC08fh reserved 090h rls1 receive latched status register 1 r/w 091h rls2 receive latched status register 2 r/w 092h rls3 receive latched status register 3 r/w 093 rls4 receive latched status register 4 r/w 094h rls5 receive latched status r egister 5 (hdlc) r/w 095h reserved rls7 receive latched status register 7 (t1 mode) 096h rls7 receive latched status register 7 (e1 mode) r/w 097h reserved 098h rss1 receive-signaling status register 1 r/w 099h rss2 receive-signaling status register 2 r/w 09ah rss3 receive-signaling status register 3 r/w 09bh rss4 receive-signaling status register 4 (e1 mode only) r/w 09ch t1rscd1 receive spare code definition register 1 (t1 mode only) r/w 09dh t1rscd2 receive spare code definition register 2 (t1 mode only) r/w 09eh reserved 09fh riir receive interrupt information register r/w 0a0h rim1 receive interrupt mask register 1 r/w 0a1h rim2 receive interrupt mask register 2 (e1 mode only) r/w rim3 receive interrupt mask register 3 (t1 mode) 0a2h rim3 receive interrupt mask register 3 (e1 mode) r/w 0a3h rim4 receive interrupt mask register 4 r/w 0a4h rim5 receive interrupt mask register 5 (hdlc) r/w 0a5h reserved 0a6h rim7 receive interrupt mask register 7 (t1 mode) r/w 0a7h reserved 0a8h rscse1 receive-signaling change of state enable register 1 r/w 0a9h rscse2 receive-signaling change of state enable register 2 r/w 0aah rscse3 receive-signaling change of state enable register 3 r/w 0abh rscse4 receive-signaling change of state en able register 4 (e1 mode only) 0ach t1rupcd1 receive up code definition register 1 (t1 mode only) r/w 0adh t1rupcd2 receive up code definition register 2 (t1 mode only) r/w 0aeh t1rdncd1 receive down code definition register 1 (t1 mode only) r/w 0afh t1rdncd2 receive down code definition register 2 (t1 mode only) r/w 0b0h rrts1 receive real-time status register 1 r 0b1h reserved rrts3 receive real-time status register 3 (t1 mode) 0b2h rrts3 receive real-time status register 3 (e1 mode) r 0b3h reserved 0b4h rrts5 receive real-time status register 5 (hdlc) r 0b5h rhpba receive hdlc packet bytes available register r 0b6h rhf receive hdlc fifo register r downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 94 of 276 framer register list address name description r/w 0b7hC0bfh reserved 0c0h rbcs1 receive blank channel select register 1 r/w 0c1h rbcs2 receive blank channel select register 2 r/w 0c2h rbcs3 receive blank channel select register 3 r/w 0c3h rbcs4 receive blank channel select register 4 (e1 mode only) r/w 0c4h rcbr1 receive channel blocking register 1 r/w 0c5h rcbr2 receive channel blocking register 2 r/w 0c6h rcbr3 receive channel blocking register 3 r/w 0c7h rcbr4 receive channel blocking register 4 (e1 mode only) r/w 0c8h rsi1 receive-signaling reinsertion enable register 1 r/w 0c9h rsi2 receive-signaling reinsertion enable register 2 r/w 0cah rsi3 receive-signaling reinsertion enable register 3 r/w 0cbh rsi4 receive-signaling reinsertion enabl e register 4 (e1 mode only) r/w 0cch rgccs1 receive gapped clock channel select register 1 r/w 0cdh rgccs2 receive gapped clock channel select register 2 r/w 0ceh rgccs3 receive gapped clock channel select register 3 r/w 0cfh rgccs4 receive gapped clock channel select register (e1 mode only) r/w 0d0h rcice1 receive channel idle code enable register 1 r/w 0d1h rcice2 receive channel idle code enable register 2 r/w 0d2h rcice3 receive channel idle code enable register 3 r/w 0d3h rcice4 receive channel idle code enable register 4 (e1 mode only) r/w 0d4h rbpcs1 receive bert port channel select register 1 r/w 0d5h rbpcs2 receive bert port channel select register 2 r/w 0d6h rbpcs3 receive bert port channel select register 3 r/w 0d7h rbpcs4 receive bert port channel select register 4 (e1 mode only) r/w 0d8hC0efh reserved 0f0hC0ffh global registers (section 9.3 ) see the global register list in table 9-2 . note that this space is reserved in framers 2 to 8. r/w 100hC10fh reserved 110h thc1 transmit hdlc control register 1 r/w 111h thbse transmit hdlc bit suppress register r/w 112h reserved 113h thc2 transmit hdlc control register 2 r/w 114h e1tsacr e1 transmit sa-bit control register (e1 mode) r/w 115hC117h reserved 118h ssie1 software-signaling insertion enable register 1 r/w 119h ssie2 software-signaling insertion enable register 2 r/w 11ah ssie3 software-signaling insertion enable register 3 r/w 11bh ssie4 software-signaling insertion enable register 4 (e1 mode only) r/w 11chC11fh reserved 120h tidr1 transmit idle code definition register 1 r/w 121h tidr2 transmit idle code definition register 2 r/w 122h tidr3 transmit idle code definition register 3 r/w 123h tidr4 transmit idle code definition register 4 r/w 124h tidr5 transmit idle code definition register 5 r/w 125h tidr6 transmit idle code definition register 6 r/w 126h tidr7 transmit idle code definition register 7 r/w 127h tidr8 transmit idle code definition register 8 r/w 128h tidr9 transmit idle code definition register 9 r/w 129h tidr10 transmit idle code definition register 10 r/w 12ah tidr11 transmit idle code definition register 11 r/w downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 95 of 276 framer register list address name description r/w 12bh tidr12 transmit idle code definition register 12 r/w 12ch tidr13 transmit idle code definition register 13 r/w 12dh tidr14 transmit idle code definition register 14 r/w 12eh tidr15 transmit idle code definition register 15 r/w 12fh tidr16 transmit idle code definition register 16 r/w 130h tidr17 transmit idle code definition register 17 r/w 131h tidr18 transmit idle code definition register 18 r/w 132h tidr19 transmit idle code definition register 19 r/w 133h tidr20 transmit idle code definition register 20 r/w 134h tidr21 transmit idle code definition register 21 r/w 135h tidr22 transmit idle code definition register 22 r/w 136h tidr23 transmit idle code definition register 23 r/w 137h tidr24 transmit idle code definition register 24 r/w 138h tidr25 transmit idle code definition register 25 (e1 mode only) r/w 139h tidr26 transmit idle code definition register 26 (e1 mode only) r/w 13ah tidr27 transmit idle code defini tion register 27 (e1 mode only) r/w 13bh tidr28 transmit idle code defini tion register 28 (e1 mode only) r/w 13ch tidr29 transmit idle code defini tion register 29 (e1 mode only) r/w 13dh tidr30 transmit idle code defini tion register 30 (e1 mode only) r/w 13eh tidr31 transmit idle code defini tion register 31 (e1 mode only) r/w 13fh tidr32 transmit idle code definition register 32 (e1 mode only) r/w 140h ts1 transmit-signaling register 1 r/w 141h ts2 transmit-signaling register 2 r/w 142h ts3 transmit-signaling register 3 r/w 143h ts4 transmit-signaling register 4 r/w 144h ts5 transmit-signaling register 5 r/w 145h ts6 transmit-signaling register 6 r/w 146h ts7 transmit-signaling register 7 r/w 147h ts8 transmit-signaling register 8 r/w 148h ts9 transmit-signaling register 9 r/w 149h ts10 transmit-signaling register 10 r/w 14ah ts11 transmit-signaling register 11 r/w 14bh ts12 transmit-signaling register 12 r/w 14ch ts13 transmit-signaling register 13 r/w 14dh ts14 transmit-signaling register 14 r/w 14eh ts15 transmit-signaling register 15 r/w 14fh ts16 transmit-signaling register 16 r/w 150h tcice1 transmit channel idle code enable register 1 r/w 151h tcice2 transmit channel idle code enable register 2 r/w 152h tcice3 transmit channel idle code enable register 3 r/w 153h tcice4 transmit channel idle code enable register 4 (e1 mode only) r/w 154hC160h reserved 161h tfrid transmit firmware revision id register r 162h t1tfdl transmit fdl register (t1 mode only) r/w 163h t1tboc transmit boc register (t1 mode only) r/w t1tslc1 transmit slc-96 data link register 1 (t1 mode) 164h e1taf transmit align frame register (e1 mode) r/w t1tslc2 transmit slc-96 data link register 2 (t1 mode) 165h e1tnaf transmit non-align frame register (e1 mode) r/w t1tslc3 transmit slc-96 data link register 3 (t1 mode) 166h e1tsiaf transmit si bits of the align frame register (e1 mode) r/w 167h e1tsinaf transmit si bits of the non-ali gn frame register (e1 mode only) r/w downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 96 of 276 framer register list address name description r/w 168h e1tra transmit remote alarm register (e1 mode) r/w 169h e1tsa4 transmit sa4 bits register (e1 mode only) r/w 16ah e1tsa5 transmit sa5 bits register (e1 mode only) r/w 16bh e1tsa6 transmit sa6 bits register (e1 mode only) r/w 16ch e1tsa7 transmit sa7 bits register (e1 mode only) r/w 16dh e1rsa8 receive sa8 bits regist er (e1 mode only) r/w 16ehC17fh reserved 180h tmmr transmit master mode register r/w tcr1 transmit control register 1 (t1 mode) 181h tcr1 transmit control register 1 (e1 mode) r/w tcr2 transmit control register 2 (t1 mode) 182h tcr2 transmit control register 2 (e1 mode) r/w 183h tcr3 transmit control register 3 r/w 184h tiocr transmit i/o configuration register r/w 185h tescr transmit elastic store control register r/w 186h tcr4 transmit control register 4 (t1 mode only) r/w 187h thfc transmit hdlc fifo control register r/w 188h tiboc transmit interleave bus operation control register r/w 189h tds0sel transmit ds0 channel monitor select register r/w 18ah txpc transmit expansion port control register r/w 18bh tbpbs transmit bert port bit suppress register r/w 18chC18dh reserved 18eh tsyncc transmit synchronizer control register r/w 18f reserved 190h tls1 transmit latched status register 1 r/w 191h tls2 transmit latched status register 2 (hdlc) r/w 192h tls3 transmit latched status regi ster 3 (synchronizer) r/w 193hC19eh reserved 19fh tiir transmit interrupt information register r/w 1a0h tim1 transmit interrupt mask register 1 r/w 1a1h tim2 transmit interrupt mask register 2 (hdlc) r/w 1a2h tim3 transmit interrupt mask register 3 (synchronizer) r/w 1a3hC1abh reserved 1ach t1tcd1 transmit code definition register 1 (t1 mode only) r/w 1adh t1tcd2 transmit code definition register 2 (t1 mode only) r/w 1aehC1b0h reserved 1b1h trts2 transmit real-time status register 2 (hdlc) r 1b2h reserved 1b3h tfba transmit hdlc fifo buffer available r 1b4h thf transmit hdlc fifo register w 1b5hC1bha reserved 1bbh tds0m transmit ds0 monitor register r 1bchC1bfh reserved 1c0h tbcs1 transmit blank channel select register 1 r/w 1c1h tbcs2 transmit blank channel select register 2 r/w 1c2h tbcs3 transmit blank channel select register 3 r/w 1c3h tbcs4 transmit blank channel select register 4 (e1 mode only) r/w 1c4h tcbr1 transmit channel blocking register 1 r/w 1c5h tcbr2 transmit channel blocking register 2 r/w 1c6h tcbr3 transmit channel blocking register 3 r/w 1c7h tcbr4 transmit channel blocking register 4 (e1 mode only) r/w 1c8h thscs1 transmit hardware-signaling ch annel select register 1 r/w downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 97 of 276 framer register list address name description r/w 1c9h thscs2 transmit hardware-signaling ch annel select register 2 r/w 1cah thscs3 transmit hardware-signaling ch annel select register 3 r/w 1cbh thscs4 transmit hardware-signaling chann el select register 4 (e1 mode only) r/w 1cch tgccs1 transmit gapped-clock channel select register 1 r/w 1cdh tgccs2 transmit gapped-clock channel select register 2 r/w 1ceh tgccs3 transmit gapped-clock channel select register 3 r/w 1cfh tgccs4 transmit gapped-clock channel select register 4 (e1 mode only) r/w 1d0h pcl1 per-channel loopback enable register 1 r/w 1d1h pcl2 per-channel loopback enable register 2 r/w 1d2h pcl3 per-channel loopback enable register 3 r/w 1d3h pcl4 per-channel loopback enable register 4 (e1 mode only) r/w 1d4h tbpcs1 transmit bert port channel select register 1 r/w 1d5h tbpcs2 transmit bert port channel select register 2 r/w 1d6h tbpcs3 transmit bert port channel select register 3 r/w 1d7h tbpcs4 transmit bert port channel select register 4 (e1 mode only) r/w 1d8hC1ffh reserved downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 98 of 276 9.1.3 liu and bert register list table 9-4. liu register list liu register list address name description 1000h ltrcr liu transmit receive control register 1001h ltitsr liu transmit impedance and pulse shape selection register 1002h lmcr liu maintenance control register 1003h lrsr liu real status register 1004h lsimr liu status interrupt mask register 1005h llsr liu latched status register 1006h lrsl liu receive signal level register 1007 lrismr liu receive impedance and sens itivity monitor register 1008hC101fh reserved table 9-5. bert register list bert register list address name description 1100h bawc bert alternating word count rate register 1101h brp1 bert repetitive patte rn set register 1 1102h brp2 bert repetitive patte rn set register 2 1103h brp3 bert repetitive patte rn set register 3 1104h brp4 bert repetitive patte rn set register 4 1105h bc1 bert control register 1 1106h bc2 bert control register 2 1107h bbc1 bert bit count register 1 1108h bbc2 bert bit count register 2 1109h bbc3 bert bit count register 3 110ah bbc4 bert bit count register 4 110bh bec1 bert error count register 1 110ch bec2 bert error count register 2 110dh bec3 bert error count register 3 110eh blsr bert latched status register 110fh bsim bert status interrupt mask register downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 99 of 276 9.2 register bit maps 9.2.1 global register bit map table 9-6. global register bit map addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 0f0h gtcr1 rloflts gibo bwe gcle gipi 0f1h gfcr iboms1 iboms0 bpclk1 bpclk0 rflossfs rfmss tcbcs rcbcs 0f2h gtcr2 loss tssynciosel 0f3h gtccr bprefsel3 bprefsel2 bprefsel1 bprefsel0 bfreqsel freqsel mps1 mps0 0f4h 0f5h glsrr lsrst8 lsrst7 lsrst6 lsrst5 lsrst4 lsrst3 lsrst2 lsrst1 0f6h gfsrr fsrst8 fsrst7 fsrst6 fsrst5 fsrst4 fsrst3 fsrst2 fsrst1 0f7h 0f8h idr id7 id6 id5 id4 id3 id2 id1 id0 0f9h gfisr fis8 fis7 fis6 fis5 fis4 fis3 fis2 fis1 0fah gbisr bis8 bis7 bis6 bis5 bis4 bis3 bis2 bis1 0fbh glisr lis8 lis7 lis6 lis5 lis4 lis3 lis2 lis1 0fch gfimr fim8 fim7 fim6 fim5 fim4 fim3 fim2 fim1 0fdh gbimr bim8 bim7 bim6 bim5 bim4 bim3 bim2 bim1 0feh glimr lim8 lim7 lim6 lim5 lim4 lim3 lim2 lim1 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 100 of 276 9.2.2 framer register bit map table 9-7 contains the framer registers of the ds26528. some registers have dual functionality based on the selection of t1/j1 or e1 operating mode in the rmmr and tmmr registers. these dual -function registers are shown below using two lines of text. the first line of text is the bit functionality for t1/j1 mode. the second line is the bit functionality in e1 mode, in italics . bits that are not used for an op erating mode are noted with a dash . when there is only one set of bit definitions listed for a register, the bit functionality does not change with respect to the selection of t1/j1 or e1 mode. all registers not list ed are reserved and should be initialized with a value of 00h for proper operation. the addresses shown are for framer 1. addresses for framer 2 to 8 can be calculated using the following formula: address for framer n = (framer 1 address + (n - 1) x 200h). table 9-7. framer register bit map addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 010h rhc rcrcd rhr rhms rhcs4 rhcs3 rhcs2 rhcs1 rhcs0 011h rhbse bse8 bse7 bse6 bse5 bse4 bse3 bse2 bse1 012h rds0sel rcm4 rcm3 rcm2 rcm1 rcm0 rfsa1 rsff rsfe rsie 013h rsigc casms rsff rsfe rsei t1rcr2 rslc96 oof2 oof1 raiie rd4rm 014h 1 e1rsaimr rsa4im rsa5im rsa6im rsa7im rsa8im 015h t1rbocc rbr rbd1 rbd0 rbf1 rbf0 020h ridr1 c7 c6 c5 c4 c3 c2 c1 c0 021h ridr2 c7 c6 c5 c4 c3 c2 c1 c0 022h ridr3 c7 c6 c5 c4 c3 c2 c1 c0 023h ridr4 c7 c6 c5 c4 c3 c2 c1 c0 024h ridr5 c7 c6 c5 c4 c3 c2 c1 c0 025h ridr6 c7 c6 c5 c4 c3 c2 c1 c0 026h ridr7 c7 c6 c5 c4 c3 c2 c1 c0 027h ridr8 c7 c6 c5 c4 c3 c2 c1 c0 028h ridr9 c7 c6 c5 c4 c3 c2 c1 c0 029h ridr10 c7 c6 c5 c4 c3 c2 c1 c0 02ah ridr11 c7 c6 c5 c4 c3 c2 c1 c0 02bh ridr12 c7 c6 c5 c4 c3 c2 c1 c0 02ch ridr13 c7 c6 c5 c4 c3 c2 c1 c0 02dh ridr14 c7 c6 c5 c4 c3 c2 c1 c0 02eh ridr15 c7 c6 c5 c4 c3 c2 c1 c0 02fh ridr16 c7 c6 c5 c4 c3 c2 c1 c0 030h ridr17 c7 c6 c5 c4 c3 c2 c1 c0 031h ridr18 c7 c6 c5 c4 c3 c2 c1 c0 032h ridr19 c7 c6 c5 c4 c3 c2 c1 c0 033h ridr20 c7 c6 c5 c4 c3 c2 c1 c0 034h ridr21 c7 c6 c5 c4 c3 c2 c1 c0 035h ridr22 c7 c6 c5 c4 c3 c2 c1 c0 036h ridr23 c7 c6 c5 c4 c3 c2 c1 c0 037h ridr24 c7 c6 c5 c4 c3 c2 c1 c0 t1rsaoi1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 038h ridr25 c7 c6 c5 c4 c3 c2 c1 c0 t1rsaoi2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 039h ridr26 c7 c6 c5 c4 c3 c2 c1 c0 t1rsaoi3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 03ah ridr27 c7 c6 c5 c4 c3 c2 c1 c0 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 101 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 03bh ridr28 c7 c6 c5 c4 c3 c2 c1 c0 t1rdmwe1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 03ch ridr29 c7 c6 c5 c4 c3 c2 c1 c0 t1rdmwe2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 03dh ridr30 c7 c6 c5 c4 c3 c2 c1 c0 t1rdmwe3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 03eh ridr31 c7 c6 c5 c4 c3 c2 c1 c0 03fh ridr32 c7 c6 c5 c4 c3 c2 c1 c0 ch1-a ch1-b ch1-c ch1-d ch13-a ch13-b ch13-c ch13-d 040h rs1 0 0 0 0 x y x x ch2-a ch2-b ch2-c ch2-d ch14-a ch14-b ch14-c ch14-d 041h rs2 ch1-a ch1-b ch1-c ch1-d ch16-a ch16-b ch16-c ch16-d ch3-a ch3-b ch3-c ch3-d ch15-a ch15-b ch15-c ch15-d 042h rs3 ch2-a ch2-b ch2-c ch2-d ch17-a ch17-b ch17-c ch17-d ch4-a ch4-b ch4-c ch4-d ch16-a ch16-b ch16-c ch16-d 043h rs4 ch3-a ch3-b ch3-c ch3-d ch18-a ch18-b ch18-c ch18-d ch5-a ch5-b ch5-c ch5-d ch17-a ch17-b ch17-c ch17-d 044h rs5 ch4-a ch4-b ch4-c ch4-d ch19-a ch19-b ch19-c ch19-d ch6-a ch6-b ch6-c ch6-d ch18-a ch18-b ch18-c ch18-d 045h rs6 ch5-a ch5-b ch5-c ch5-d ch20-a ch20-b ch20-c ch20-d ch7-a ch7-b ch7-c ch7-d ch19-a ch19-b ch19-c ch19-d 046h rs7 ch6-a ch6-b ch6-c ch6-d ch21-a ch21-b ch21-c ch21-d ch8-a ch8-b ch8-c ch8-d ch20-a ch20-b ch20-c ch20-d 047h rs8 ch7-a ch7-b ch7-c ch7-d ch22-a ch22-b ch22-c ch22-d ch9-a ch9-b ch9-c ch9-d ch21-a ch21-b ch21-c ch21-d 048h rs9 ch8-a ch8-b ch8-c ch8-d ch23-a ch23-b ch23-c ch23-d ch10-a ch10-b ch10-c ch10-d ch22-a ch22-b ch22-c ch22-d 049h rs10 ch9-a ch9-b ch9-c ch9-d ch24-a ch24-b ch24-c ch24-d ch11-a ch11-b ch11-c ch11-d ch23-a ch23-b ch23-c ch23-d 04ah rs11 ch10-a ch10-b ch10-c ch10-d ch25-a ch25-b ch25-c ch25-d ch12-a ch12-b ch12-c ch12-d ch24-a ch24-b ch24-c ch24-d 04bh rs12 ch11-a ch11-b ch11-c ch11-d ch26-a ch26-b ch26-c ch26-d 04ch rs13 ch12-a ch12-b ch12-c ch12-d ch27-a ch27-b ch27-c ch27-d 04dh rs14 ch13-a ch13-b ch13-c ch13-d ch28-a ch28-b ch28-c ch28-d 04eh rs15 ch14-a ch14-b ch14-c ch14-d ch29-a ch29-b ch29-c ch29-d 04fh rs16 ch15-a ch15-b ch15-c ch15-d ch30-a ch30-b ch30-c ch30-d 050h lcvcr1 lcvc15 lcvc14 lcvc13 lcvc12 lcvc11 lcvc10 lcvc9 lccv8 051h lcvcr2 lcvc7 lcvc6 lcvc5 lcvc4 lcvc3 lcvc2 lcvc1 lcvc0 052h pcvcr1 pcvc15 pcvc14 pcvc 13 pcvc12 pcvc11 pcvc10 pcvc9 pcvc8 053h pcvcr2 pcvc7 pcvc6 pcvc5 pcvc4 pcvc3 pcvc2 pcvc1 pcvc0 054h foscr1 fos15 fos14 fos13 fos12 fos11 fos10 fos9 fos8 055h foscr2 fos7 fos6 fos5 fos4 fos3 fos2 fos1 fos0 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 102 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 056h e1ebcr1 eb15 eb14 eb13 eb12 eb11 eb10 eb9 eb8 057h e1ebcr2 eb7 eb6 eb5 eb4 eb3 eb2 eb1 eb0 060h rds0m b1 b2 b3 b4 b5 b6 b7 b8 061h e1rfrid fr7 fr6 fr5 fr4 fr3 fr2 fr1 fr0 t1rfdl rfdl7 rfdl6 rfdl5 rfdl4 rfdl3 rfdl2 rfdl1 rfdl0 062h e1rrts7 csc5 csc4 csc3 csc2 csc0 crc4sa cassa fassa 063h t1rboc rboc5 rboc4 rboc3 rboc2 rboc1 rboc0 t1rslc1 c8 c7 c6 c5 c4 c3 c2 c1 064h e1raf si 0 0 1 1 0 1 1 t1rslc2 m2 m1 s=0 s=1 s=0 c11 c10 c9 065h e1rnaf si 1 a sa4 sa5 sa6 sa7 sa8 t1rslc3 s=1 s4 s3 s2 s1 a2 a1 m3 066h e1rsiaf sif14 sif12 sif10 sif8 sif6 sif4 sif2 sif0 067h e1rsinaf sif15 sif13 sif11 sif9 sif7 sif5 sif3 sif1 068h e1rra rraf15 rraf13 rraf11 rraf9 rraf7 rraf5 rraf3 rraf1 069h e1rsa4 rsa4f15 rsa4f13 rsa4f11 rsa4f9 rsa4f7 rsa4f5 rsa4f3 rsa4f1 06ah e1rsa5 rsa5f15 rsa5f13 rsa5f11 rsa5f9 rsa5f7 rsa5f5 rsa5f3 rsa5f1 06bh e1rsa6 rsa6f15 rsa6f13 rsa6f11 rsa6f9 rsa6f7 rsa6f5 rsa6f3 rsa6f1 06ch e1rsa7 rsa7f15 rsa7f13 rsa7f11 rsa7f9 rsa7f7 rsa7f5 rsa7f3 rsa7f1 06dh e1rsa8 rsa8f15 rsa8f13 rsa8f11 rsa8f9 rsa8f7 rsa8f5 rsa8f3 rsa8f1 06eh 1 sabits sa4 sa5 sa6 sa7 sa8 06fh 1 sa6code sa6n sa6n sa6n sa6n 080h rmmr frm_en init_done sftrst t1/e1 rcr1 (t1) synct rb8zs rfm arc syncc rjc synce resync 081h rcr1 (e1) rhdb3 rsigm rg802 rcrc4 frc synce resync t1ribcc rup2 rup1 rup0 rdn2 rdn1 rdn0 082h e1rcr2 rsa8s rsa7s rsa6s rsa5s rsa4s rlosa 083h rcr3 idf rserc plb flb rclkinv rsyncinv h100en rsclkm rsms rsio rsms2 rsms1 084h riocr rclkinv rsyncinv h100en rsclkm rsio rsms2 rsms1 085h rescr rdatfmt rgclken rszs resalgn resr resmdm rese 1secs mcus mecu ecus eams fsbe moscrf lcvcrf 086h ercnt 1secs mcus mecu ecus eams lcvcrf 087h rhfc rfhwm1 rfhwm0 088h riboc ibs1 ibs0 ibosel iboen da2 da1 da0 089h t1rscc rsc2 rsc1 rsc0 rbpdir rbpfus rbpen 08ah rxpc rbpdir rbpen 08bh rbpbs bpbse8 bpbse7 bpbse6 bpbse5 bpbse4 bpbse3 bpbse2 bpbse1 090h rls1 rraic raisc rlosc rlofc rraid raisd rlosd rlofd rls2 (t1) rpdv cofa 8zd 16zd sefe b8zs fbe 091h rls2 (e1) crcrc casrc fasrc rsa1 rsa0 rcmf raf rls3 (t1) lorcc lspc ldnc lupc lorcd lspd ldnd lupd 092h rls3 (e1) lorcc v52lnkc rdmac lorcd v52lnkd rdmad 093h rls4 resf resem rslip rscos 1sec timer rmf 094h rls5 rovr rhobt rpe rps rhwms rnes rls7 (t1) rrai-ci rais-ci rslc96 rfdlf bc bd 096h rls7 (e1) sa6cd saxcd downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 103 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 097h 098h rss1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 099h rss2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 09ah rss3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 09bh rss4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 c7 c6 c5 c4 c3 c2 c1 c0 09ch t1rscd1 c7 c6 c5 c4 c3 c2 c1 c0 09dh t1rscd2 09fh riir rls7 rls6* rls5 rls4 rls3 rls2** rls1 0a0h rim1 rraic raisc rlosc rlofc rraid raisd rlosd rlofd 0a1h rim2 rsa1 rsa0 rcmf raf rim3 (t1) lorcc lspc ldnc lupc lorcd lspd ldnd lupd 0a2h rim3 (e1) lorcc v52lnkc rdmac lorcd v52lnkd rdmad 0a3h rim4 resf resem rslip rscos 1sec timer rmf 0a4h rim5 rovr rhobt rpe rps rhwms rnes rim7 (t1) rrai-ci rais-ci rslc96 rfdlf bc bd 0a6h rim7 (e1) sa6cd saxcd 0a8h rscse1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 0a9h rscse2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 0aah rscse3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 0abh rscse4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 c7 c6 c5 c4 c3 c2 c1 c0 0ach t1rupcd1 c7 c6 c5 c4 c3 c2 c1 c0 0adh t1rupcd2 c7 c6 c5 c4 c3 c2 c1 c0 0aeh t1rdncd1 c7 c6 c5 c4 c3 c2 c1 c0 0afh t1rdncd2 0b0h rrts1 rrai rais rlos rlof rrts3 (t1) lorc lsp ldn lup 0b2h rrts3 (e1) lorc v52lnk rdma 0b4h rrts5 ps2 ps1 ps0 rhwm rne 0b5h rhpba ms rpba6 rpba5 rpba4 rpba3 rpba2 rpba1 rpba0 0b6h rhf rhd7 rhd6 rhd5 rhd4 rhd3 rhd2 rhd1 rhd0 0c0h rbcs1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 0c1h rbcs2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 0c2h rbcs3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 0c3h rbcs4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 0c4h rcbr1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 0c5h rcbr2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 0c6h rcbr3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 0c7h rcbr4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25(f-bit) 0c8h rsi1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 104 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 0c9h rsi2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 0cah rsi3 ch24 ch23 ch22 ch21 ch200 ch19 ch18 ch17 0cbh rsi4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 0cch rgccs1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 0cdh rgccs2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 0ceh rgccs3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 0cfh rgccs4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25(f-bit) 0d0h rcice1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 0d1h rcice2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 0d2h rcice3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 0d3h rcice4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 0d4h rbpcs1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 0d5h rbpcs2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 0d6h rbpcs3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 0d7h rbpcs4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 110h thc1 nofs teoml thr thms tfs teom tzsd tcrcd 111h thbse tbse8 tbse7 tbse6 tbse5 tbse4 tbse3 tbse2 tbse1 tabt sboc thcen thcs4 thcs3 thcs2 thcs1 thcs0 113h thc2 tabt thcen thcs4 thcs3 thcs2 thcs1 thcs0 118h ssie1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 119h ssie2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 11ah ssie3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 11bh ssie4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 120h tidr1 c7 c6 c5 c4 c3 c2 c1 c0 121h tidr2 c7 c6 c5 c4 c3 c2 c1 c0 122h tidr3 c7 c6 c5 c4 c3 c2 c1 c0 123h tidr4 c7 c6 c5 c4 c3 c2 c1 c0 124h tidr5 c7 c6 c5 c4 c3 c2 c1 c0 125h tidr6 c7 c6 c5 c4 c3 c2 c1 c0 126h tidr7 c7 c6 c5 c4 c3 c2 c1 c0 127h tidr8 c7 c6 c5 c4 c3 c2 c1 c0 128h tidr9 c7 c6 c5 c4 c3 c2 c1 c0 129h tidr10 c7 c6 c5 c4 c3 c2 c1 c0 12ah tidr11 c7 c6 c5 c4 c3 c2 c1 c0 12bh tidr12 c7 c6 c5 c4 c3 c2 c1 c0 12ch tidr13 c7 c6 c5 c4 c3 c2 c1 c0 12dh tidr14 c7 c6 c5 c4 c3 c2 c1 c0 12eh tidr15 c7 c6 c5 c4 c3 c2 c1 c0 12fh tidr16 c7 c6 c5 c4 c3 c2 c1 c0 130h tidr17 c7 c6 c5 c4 c3 c2 c1 c0 131h tidr18 c7 c6 c5 c4 c3 c2 c1 c0 132h tidr19 c7 c6 c5 c4 c3 c2 c1 c0 133h tidr20 c7 c6 c5 c4 c3 c2 c1 c0 134h tidr21 c7 c6 c5 c4 c3 c2 c1 c0 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 105 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 135h tidr22 c7 c6 c5 c4 c3 c2 c1 c0 136h tidr23 c7 c6 c5 c4 c3 c2 c1 c0 137h tidr24 c7 c6 c5 c4 c3 c2 c1 c0 138h tidr25 c7 c6 c5 c4 c3 c2 c1 c0 139h tidr26 c7 c6 c5 c4 c3 c2 c1 c0 13ah tidr27 c7 c6 c5 c4 c3 c2 c1 c0 13bh tidr28 c7 c6 c5 c4 c3 c2 c1 c0 13ch tidr29 c7 c6 c5 c4 c3 c2 c1 c0 13dh tidr30 c7 c6 c5 c4 c3 c2 c1 c0 13eh tidr31 c7 c6 c5 c4 c3 c2 c1 c0 13fh tidr32 c7 c6 c5 c4 c3 c2 c1 c0 ch1-a ch1-b ch1-c ch1-d ch13-a ch13-b ch13-c ch13-d 140h ts1 0 0 0 0 x y x x ch2-a ch2-b ch2-c ch2-d ch14-a ch14-b ch14-c ch14-d 141h ts2 ch1-a ch1-b ch1-c ch1-d ch16-a ch16-b ch16-c ch16-d ch3-a ch3-b ch3-c ch3-d ch15-a ch15-b ch15-c ch15-d 142h ts3 ch2-a ch2-b ch2-c ch2-d ch17-a ch17-b ch17-c ch17-d ch4-a ch4-b ch4-c ch4-d ch16-a ch16-b ch16-c ch16-d 143h ts4 ch3-a ch3-b ch3-c ch3-d ch18-a ch18-b ch18-c ch18-d ch5-a ch5-b ch5-c ch5-d ch17-a ch17-b ch17-c ch17-d 144h ts5 ch4-a ch4-b ch4-c ch4-d ch19-a ch19-b ch19-c ch19-d ch6-a ch6-b ch6-c ch6-d ch18-a ch18-b ch18-c ch18-d 145h ts6 ch5-a ch5-b ch5-c ch5-d ch20-a ch20-b ch20-c ch20-d ch7-a ch7-b ch7-c ch7-d ch19-a ch19-b ch19-c ch19-d 146h ts7 ch6-a ch6-b ch6-c ch6-d ch21-a ch21-b ch21-c ch21-d ch8-a ch8-b ch8-c ch8-d ch20-a ch20-b ch20-c ch20-d 147h ts8 ch7-a ch7-b ch7-c ch7-d ch22-a ch22-b ch22-c ch22-d ch9-a ch9-b ch9-c ch9-d ch21-a ch21-b ch21-c ch21-d 148h ts9 ch8-a ch8-b ch8-c ch8-d ch23-a ch23-b ch23-c ch23-d ch10-a ch10-b ch10-c ch10-d ch22-a ch22-b ch22-c ch22-d 149h ts10 ch9-a ch9-b ch9-c ch9-d ch24-a ch24-b ch24-c ch24-d ch11-a ch11-b ch11-c ch11-d ch23-a ch23-b ch23-c ch23-d 14ah ts11 ch10-a ch10-b ch10-c ch10-d ch25-a ch25-b ch25-c ch25-d ch12-a ch12-b ch12-c ch12-d ch24-a ch24-b ch24-c ch24-d 14bh ts12 ch11-a ch11-b ch11-c ch11-d ch26-a ch26-b ch26-c ch26-d 14ch ts13 ch12-a ch12-b ch12-c ch12-d ch27-a ch27-b ch27-c ch27-d 14dh ts14 ch13-a ch13-b ch13-c ch13-d ch28-a ch28-b ch28-c ch28-d downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 106 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 14eh ts15 ch14-a ch14-b ch14-c ch14-d ch29-a ch29-b ch29-c ch29-d 14fh ts16 ch15-a ch15-b ch15-c ch15-d ch30-a ch30-b ch30-c ch30-d 150h tcice1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 151h tcice2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 152h tcice3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 153h tcice4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 161h tfrid fr7 fr6 fr5 fr4 fr3 fr2 fr1 fr0 tfdl7 tfdl6 tfdl5 tfdl4 tfdl3 tfdl2 tfdl1 tfdl0 162h t1tfdl tboc5 tboc4 tboc3 tboc2 tboc1 tboc0 163h t1tboc t1tslc1 c8 c7 c6 c5 c4 c3 c2 c1 164h e1taf si 0 0 1 1 0 1 1 t1tslc2 m2 m1 s=0 s=1 s=0 c11 c10 c9 165h e1tnaf si 1 a sa4 sa5 sa6 sa7 sa8 t1tslc3 s=1 s4 s3 s2 s1 a2 a1 m3 166h e1tsiaf tsif14 tsif12 tsif10 tsif8 tsif6 tsif4 tsif2 tsif0 167h e1tsinaf tsif15 tsif13 tsif11 tsif9 tsif7 tsif5 tsif3 tsif1 168h e1tra traf15 traf13 traf11 traf9 traf7 traf5 traf3 traf1 169h e1tsa4 tsa4f15 tsa4f13 tsa4f11 tsa4f9 tsa4f7 tsa4f5 tsa4f3 tsa4f1 16ah e1tsa5 tsa5f15 tsa5f13 tsa5f11 tsa5f9 tsa5f7 tsa5f5 tsa5f3 tsa5f1 16bh e1tsa6 tsa6f15 tsa6f13 tsa6f11 tsa6f9 tsa6f7 tsa6f5 tsa6f3 tsa6f1 16ch e1tsa7 tsa7f15 tsa7f13 tsa7f11 tsa7f9 tsa7f7 tsa7f5 tsa7f3 tsa7f1 16dh e1tsa8 tsa8f15 tsa8f13 tsa8f11 tsa8f9 tsa8f7 tsa8f5 tsa8f3 tsa8f1 180h tmmr frm_en init_done sftrst t1/e1 tcr1 (t1) tjc tfpt tcpt tsse gb7s tb8zs tais trai 181h tcr1 (e1) ttpt t16s tg802 tsis tsa1 thdb3 tais tcrc4 tcr2 (t1) tfdls tslc96 fbct2 fbct1 td4rm pde tb7zs 182h tcr2 (e1) aebe aais ara sa4s sa5s sa6s sa7s sa8s odf odm tcss1 tcss0 mfrs tfm ibpv tloop 183h tcr3 odf odm tcss1 tcss0 mfrs ibpv crc4r tclkinv tsyncinv tssyncinv tsclkm tssm tsio tsdw tsm 184h tiocr tclkinv tsyncinv tssyncinv tsclkm tssm tsio tsm 185h tescr tdatfmt tgclken tszs tesalgn tesr tesmdm tese traim taism tc1 tc0 186h tcr4 187h thfc tflwm1 tflwm2 188h tiboc ibs1 ibs0 ibosel iboen da2 da1 da0 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 107 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 189h tds0sel tcm4 tcm3 tcm2 tcm1 tcm0 18ah txpc tbpdir tbpfus tbpen 18bh tbpbs bpbse8 bpbse7 bpbse6 bpbse5 bpbse4 bpbse3 bpbse2 bpbse1 tsen synce resync 18eh tsyncc crc4 tsen synce resync tesf tesem tslip tslc96 tpdv tmf lotcc lotc 190h tls1 tesf tesem tslip taf tmf lotcc lotc tfdle tudr tmend tlwms tnfs 191h tls2 tudr tmend tlwms tnfs 192h tls3 lof lofd 19fh tiir tls3 tls2 tls1 tesf tesem tslip tslc96 tpdv tmf lotcc lotc 1a0h tim1 tesf tesem tslip taf tmf lotcc lotc tfdle tudr tmend tlwms tnfs 1a1h tim2 tudr tmend tlwms tnfs 1a2h tim3 lofd c7 c6 c5 c4 c3 c2 c1 c0 1ach t1tcd1 c7 c6 c5 c4 c3 c2 c1 c0 adh t1tcd2 1b1h trts2 tempty tfull tlwm tnf 1b3h tfba tfba6 tfba5 tfba4 tf ba3 tfba2 tfba1 tfba0 1b4h thf thd7 thd6 thd5 thd4 thd3 thd2 thd1 thd0 1bbh tds0m b1 b2 b3 b4 b5 b6 b7 b8 1c0h tbcs1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 1c1h tbcs2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 1c2h tbcs3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 1c3h tbcs4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 1c4h tcbr1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 1c5h tcbr2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 1c6h tcbr3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 1c7h tcbr4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25:fbit 1c8h thscs1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 1c9h thscs2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 1cah thscs3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 1cbh thscs4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 1cch tgccs1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 1cdh tgccs2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 1ceh tgccs3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 1cfh tgccs4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25(f-bit) 1d0h pcl1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 1d1h pcl2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 1d2h pcl3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 1d3h pcl4 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 108 of 276 addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 1d4h tbpcs1 ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 1d5h tbpcs2 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 1d6h tbpcs3 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 1d7h tbpcs4 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 * rls6 is reserved for future use. ** currently, rls2 does not create an interrupt, th erefore this bit is not used in t1 mode. 9.2.3 liu register bit map table 9-8. liu re gister bit map addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 1000h ltrcr jads japs1 japs0 t1j1e1s lsc 1001h ltitsr timptoff timpl1 timpl0 l2 l1 l0 1002h lmcr tais atais llb alb rlb tpde rpde te 1003h lrsr oeq ueq scs ocs loss 1004h lsimr jaltcim occim sccim loscim jaltsim ocdim scdim losdim 1005h llsr jaltc occ scc losc jalts ocd scd losd 1006h lrsl rsl3 rsl2 rls1 rls0 1007h lrismr rg703 rimpoff rimpm1 rimpm0 rtr rmonen rsms1 rsms0 9.2.4 bert register bit map table 9-9. bert register bit map addr name bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 1100h bawc acnt7 acnt6 acnt5 acnt4 acnt3 acnt2 acnt1 acnt0 1101h brp1 rpat7 rpat6 rpat5 rpat4 rpat3 rpat2 rpat1 rpat0 1102h brp2 rpat15 rpat14 rpat13 rpat12 rpat11 rpat10 rpat9 rpat8 1103h brp3 rpat23 rpat22 rpat21 rpat20 rpat19 rpat18 rpat17 rpat16 1104h brp4 rpat31 rpat30 rpat29 rpat28 rpat27 rpat26 rpat25 rpat24 1105h bc1 tc tinv rinv ps2 ps1 ps0 lc resync 1106h bc2 eib2 eib1 eib0 sbe rpl3 rpl2 rpl1 rpl0 1107h bbc1 bbc7 bbc6 bbc5 bbc4 bbc3 bbc2 bbc1 bbc0 1108h bbc2 bbc15 bbc14 bbc13 bbc12 bbc11 bbc10 bbc9 bbc8 1109h bbc3 bbc23 bbc22 bbc21 bbc20 bbc19 bbc18 bbc17 bbc16 110ah bbc4 bbc31 bbc30 bbc29 bbc28 bbc27 bbc26 bbc25 bbc24 110bh bec1 ec7 ec6 ec5 ec4 ec3 ec2 ec1 ec0 110ch bec2 ec15 ec14 ec13 ec12 ec11 ec10 ec9 ec8 110dh bec3 ec23 ec22 ec21 ec20 ec19 ec18 ec17 ec16 110eh blsr bbed bbco beco bra1 bra0 brlos bsync 110fh bsim bbed bbco beco bra1 bra0 brlos bsync downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 109 of 276 9.3 global register definitions functions contained in the global registers include: fr amer reset, liu reset, device id, bert interrupt status, framer interrupt status, ibo configuration, mclk configuration, and bpclk c onfiguration. the global registers bit descriptions are presented in this section. table 9-10. global register set address name description r/w 0f0h gtcr1 global transceiver control register 1 r/w 0f1h gfcr global framer control register r/w 0f2h gtcr2 global transceiver control register 2 r/w 0f3h gtccr global transceiver clock control register r/w 0f4h reserved 0f5h glsrr global liu software reset register r/w 0f6h gfsrr global framer and bert software reset register r/w 0f7h reserved 0f8h idr device identification register r 0f9h gfisr global framer interrupt status register r 0fah gbisr global bert interrupt status register r 0fbh glisr global liu interrupt status register r 0fch gfimr global framers interrupt mask register r/w 0fdh gbimr global bert interrupt mask register r/w 0feh glimr global liu interrupt mask register r/w 01fh reserved note 1: reserved registers should only be written with all zeros. note 2: the global registers are located in the framer address space. the corresponding address space for the other seven framers is reserved, and should be initialized with all zeros for proper operation. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 110 of 276 register name gtcr1 register description: global transceiver control register 1 register address: 0f0h bit # 7 6 5 4 3 2 1 0 name rloflts gibo bwe gcle gipi default 0 0 0 0 0 0 0 0 bit 5: receive loss of frame/loss of tran smit clock indication select (rloflts). 0 = rlof/ltcx pin indicates framer receive loss of frame 1 = rlof/ltcx pin indicates framer loss of transmit clock bit 4: global ibo enable (gibo). this bit is used to select either the internal mux for ibo operation or an external wire-or operation. normally this bit should be set = 0 and the internal mux used. 0 = use internal ibo mux 1 = externally wire-or tsers and rsers for ibo operation bit 2: bulk write enable (bwe). when this bit is set, a port write to one of the octal ports is mapped into all eight ports. this applies to the framer, bert, and liu regi ster sets. it must be cleared before performing a read operation. this bit is useful for device initialization. 0 = normal operation 1 = bulk write is enabled bit 1: global counter latch enable (gcle). a low-to-high transition on this bit will, when enabled, latch the framer performance monitor counters. each framer can be independently enabled to accept this input. this bit must be cleared and set again to perform another counter latch. bit 0: global interrupt pin inhibit (gipi). 0 = normal operation. interrupt pin ( intb ) will toggle low on an unmasked interrupt condition. 1 = interrupt inhibit. interrupt pin ( intb ) is forced high (inactive) when this bit is set. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 111 of 276 register name: gfcr description: global framer control register register address: 0f1h bit # 7 6 5 4 3 2 1 0 name iboms1 iboms0 bpclk1 bpclk0 rflossfs rfmss tcbcs rcbcs default 0 0 0 0 0 0 0 0 bits 7 and 6: interleave bus operation mode select 1 and 0 (iboms[1:0]). these bits determine the configuration of the ibo (interleaved bu s) multiplexer. these bits should be used in conjunction with the rx and tx ibo control registers within each of the framer units. a dditional information concerning the ibo multiplexer is given in section 8.8.2 . iboms1 iboms0 ibo mode 0 0 ibo multiplexer disabled 0 1 2 devices on bus (4.096mhz) 1 0 4 devices on bus (8.192mhz) 1 1 8 devices on bus (16.384mhz) bits 5 and 4: backplane clock select 1 and 0 (bpclk[1:0]). these bits determine the clock frequency output on the bpclk pin. bpclk1 bpclk0 bpclk frequency 0 0 2.048mhz 0 1 4.096mhz 1 0 8.192mhz 1 1 16.384mhz bit 3: receive loss of signal/signaling freeze select (rlossfs). this bit controls the function of all eight al/rsigf/flos pins. the receive los is further selected between framer los and liu los by gtcr2 .2. 0 = al/rsigf/flos pin outputs rlos[1:8] (receive loss) 1 = al/rsigf/flos pin outputs rsig f[1:8] (receive-signaling freeze) bit 2: receive frame/multiframe sync select (rfmss). this bit controls the function of all eight rmsync/rfsync pins. 0 = rmsync/rfsync pin outputs rf sync[1:8] (receive frame sync) 1 = rmsync/rfsync pin outputs rmsync[ 1:8] (receive multiframe sync) bit 1: transmit channel block/clock select (tcbcs). this bit controls the function of all eight tchblk/clk pins. 0 = tchblk/clk pin outputs tchb lk[1:8] (transmit channel block) 1 = tchblk/clk pin outputs tchclk[1:8] (transmit channel clock) bit 0: receive channel block/clock select (rcbcs). this bit controls the function of all eight rchblk/clk pins. 0 = rchblk/clk pin outputs rchb lk[1:8] (receive channel block) 1 = rchblk/clk pin outputs rchc lk[1:8] (receive channel clock) downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 112 of 276 register name: gtcr2 register description: global transceiver control register 2 register address: 0f2h bit # 7 6 5 4 3 2 1 0 name loss tssynciosel default 0 0 0 0 0 0 0 0 bit 2: los selection (loss). if this bit is set, the al/rsigf/flos pins can be driven with liu loss. if reset, they can be driven by framer los. the sele ction of whether to drive al/rsigf/flos pins with los (analog or digital) or signalling freeze is controlled by gfcr .2. this selection affects all ports. bit 1: transmit system synchroni zation i/o select (tssynciosel). if this bit is set to a 1, the tssyncio is an 8khz output synchronous to the bpclk. this frame pul se can be used in conjuncti on with the backplane clock to provide ibo signals for a system backplane. if this bi t is reset, tssyncio is an input. an 8khz frame pulse is required for transmit synchronization and ibo operation. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 113 of 276 register name: gtccr register description: global transceiver clock control register register address: 0f3h bit # 7 6 5 4 3 2 1 0 name bprefsel3 bprefsel2 bprefsel1 bprefsel0 bfreqsel freqsel mps1 mps0 default 0 0 0 0 0 0 0 0 bits 7 to 4: backplane clock reference selects (bprefsel[3:0]). these bits select which reference clock source will be used for bpclk generati on. the bpclk can be generated from t he liu recovered clock, an external reference, or derivatives of mclk input. this is shown in table 9-11 . see figure 8-1 for additional information. bit 3: backplane frequency select (bfreqsel). in conjunction with bprfsel[3:0], this bit identifies the reference clock frequency used by the ds26528 backplane clock generation circuit. note that the setting of this bit should match the t1e1 selection for the liu whose recove red clock is being used to generate the backplane clock. see figure 8-1 for additional information. 0 = backplane reference clock is 2.048mhz. 1 = backplane reference clock is 1.544mhz. bit 2: frequency selection (freqsel). in conjunction with the mps[1:0] bits, this bit selects the external mclk frequency of the signal input at the mclk pin of the ds26528. 0 = the external master clock is 2.048mhz or multiple thereof. 1 = the external master clock is 1.544mhz or multiple thereof. bits 1 and 0: master period select 1 and 0 (mps[1:0]). in conjunction with the freqsel bit, these bits select the external mclk frequency of the signal input at the mclk pin of the ds26528. this is shown in table 9-12 . table 9-11. backplane re ference clock select bprefsel3 bprefsel2 bpref sel1 bprefsel0 bfreqsel reference clock source 0 0 0 0 0 2.048mhz rclk1 0 0 0 0 1 1.544mhz rclk1 0 0 0 1 0 2.048mhz rclk2 0 0 0 1 1 1.544mhz rclk2 0 0 1 0 0 2.048mhz rclk3 0 0 1 0 1 1.544mhz rclk3 0 0 1 1 0 2.048mhz rclk4 0 0 1 1 1 1.544mhz rclk4 0 1 0 0 0 2.048mhz rclk5 0 1 0 0 1 1.544mhz rclk5 0 1 0 1 0 2.048mhz rclk6 0 1 0 1 1 1.544mhz rclk6 0 1 1 0 0 2.048mhz rclk7 0 1 1 0 1 1.544mhz rclk7 0 1 1 1 0 2.048mhz rclk8 0 1 1 1 1 1.544mhz rclk8 1 0 0 0 1 1.544mhz derived from mclk. (refclkio is an output.) 1 0 0 1 0 2.048mhz derived from mclk. (refclkio is an output.) 1 0 1 0 0 2.048mhz external clock input at refclkio. (refclkio is an input.) 1 0 1 0 1 1.544mhz external clock input at refclkio. (refclkio is an input.) downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 114 of 276 table 9-12. master cl ock input selection freqsel mps1 mps0 mclk (mhz 50ppm) 0 0 0 2.048 0 0 1 4.096 0 1 0 8.192 0 1 1 16.384 1 0 0 1.544 1 0 1 3.088 1 1 0 6.176 1 1 1 12.352 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 115 of 276 register name: glsrr register description: global liu software reset register register address: 0f5h bit # 7 6 5 4 3 2 1 0 name lsrst8 lsrst7 lsrst6 lsrst5 lsrst4 lsrst3 lsrst2 lsrst1 default 0 0 0 0 0 0 0 0 bit 7: channel 8 liu software reset (lsrst8). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu bit 6: channel 7 liu software reset (lsrst7). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu bit 5: channel 6 liu software reset (lsrst6). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu bit 4: channel 5 liu software reset (lsrst5). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu bit 3: channel 4 liu software reset (lsrst4). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu bit 2: channel 3 liu software reset (lsrst3). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu bit 1: channel 2 liu software reset (lsrst2). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu bit 0: channel 1 liu software reset (lsrst1). liu logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset liu downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 116 of 276 register name: gfsrr register description: global framer and bert software reset register register address: 0f6h bit # 7 6 5 4 3 2 1 0 name fsrst8 fsrst7 fsrst6 fsrst5 fsrst4 fsrst3 fsrst2 fsrst1 default 0 0 0 0 0 0 0 0 bit 7: channel 8 framer and bert software reset (fsrst8). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert bit 6: channel 7 framer and bert software reset (fsrst7). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert bit 5: channel 6 framer and bert software reset (fsrst6). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert bit 4: channel 5 framer and bert software reset (fsrst5). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert bit 3: channel 4 framer and bert software reset (fsrst4). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert bit 2: channel 3 framer and bert software reset (fsrst3). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert bit 1: channel 2 framer and bert software reset (fsrst2). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert bit 0: channel 1 framer and bert software reset (fsrst1). framer logic and registers are reset with a 0-to-1 transition in this bit. the reset is released when a zero is written to this bit. 0 = normal operation 1 = reset framer and bert downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 117 of 276 register name: idr register description: device identification register register address: 0f8h bit # 7 6 5 4 3 2 1 0 name id7 id6 id5 id4 id3 id2 id1 id0 default 0 1 1 0 0 0 0 1 bits 7 to 3: device id (id[7:3]). the upper five bits of the idr are used to display the ds26528 id. table 9-13. device id codes in this product family device id7 id6 id5 id4 id3 ds26528 0 1 0 1 1 ds26524 0 1 1 0 0 ds26522 0 1 1 0 1 ds26521 0 1 1 1 0 bits 2 to 0: silicon revision bits (id[2:0]). the lower three bits of the idr are used to display a sequential number denoting the die revision of the chip. the initial silicon revision = 000, and is incremented with each silicon revision. this value is not the same as the two-char acter device revision on the top brand of the device. this is due to the fact that portions of the device assemb ly other than the silicon may change, causing the device revision increment on the brand without having a revision of the silicon. id0 is the lsb of a decimal code that represents the chip revision. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 118 of 276 register name: gfisr register description: global framer interrupt status register register address: 0f9h bit # 7 6 5 4 3 2 1 0 name fis8 fis7 fis6 fis5 fis4 fis3 fis2 fis1 default 0 0 0 0 0 0 0 0 the gfisr register reports the framer interrupt status fo r each of the eight t1/e1 framers. a logic one in the associated bit location indicates a fram er has set its interrupt signal. bit 7: framer interrupt status 8 (fis8). 0 = framer 8 has not issued an interrupt. 1 = framer 8 has issued an interrupt. bit 6: framer interrupt status 7 (fis7). 0 = framer 7 has not issued an interrupt. 1 = framer 7 has issued an interrupt. bit 5: framer interrupt status 6 (fis6). 0 = framer 6 has not issued an interrupt. 1 = framer 6 has issued an interrupt. bit 4: framer interrupt status 5 (fis5). 0 = framer 5 has not issued an interrupt. 1 = framer 5 has issued an interrupt. bit 3: framer interrupt status 4 (fis4). 0 = framer 4 has not issued an interrupt. 1 = framer 4 has issued an interrupt. bit 0: framer interrupt status 3 (fis3). 0 = framer 3 has not issued an interrupt. 1 = framer 3 has issued an interrupt. bit 0: framer interrupt status 2 (fis2). 0 = framer 2 has not issued an interrupt. 1 = framer 2 has issued an interrupt. bit 0: framer interrupt status 1 (fis1). 0 = framer 1 has not issued an interrupt. 1 = framer 1 has issued an interrupt. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 119 of 276 register name: gbisr register description: global bert interrupt status register register address: 0fah bit # 7 6 5 4 3 2 1 0 name bis8 bis7 bis6 bis5 bis4 bis3 bis2 bis1 default 0 0 0 0 0 0 0 0 the gbisr register reports the interrupt status for each of the eight t1/e1 bit error-rate testers (berts). a logic one in the associated bit location indicates a bert has set its interrupt signal. bit 7: bert interrupt status 8 (bis8). 0 = bert 8 has not issued an interrupt. 1 = bert 8 has issued an interrupt. bit 6: bert interrupt status 7 (bis7). 0 = bert 7 has not issued an interrupt. 1 = bert 7 has issued an interrupt. bit 5: bert interrupt status 6 (bis6). 0 = bert 6 has not issued an interrupt. 1 = bert 6 has issued an interrupt. bit 4: bert interrupt status 5 (bis5). 0 = bert 5 has not issued an interrupt. 1 = bert 5 has issued an interrupt. bit 3: bert interrupt status 4 (bis4). 0 = bert 4 has not issued an interrupt. 1 = bert 4 has issued an interrupt. bit 2: bert interrupt status 3 (bis3). 0 = bert 3 has not issued an interrupt. 1 = bert 3 has issued an interrupt. bit 1: bert interrupt status 2 (bis2). 0 = bert 2 has not issued an interrupt. 1 = bert 2 has issued an interrupt. bit 0: bert interrupt status 1 (bis1). 0 = bert 1 has not issued an interrupt. 1 = bert 1 has issued an interrupt. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 120 of 276 register name: glisr register description: global liu interrupt status register register address: 0fbh bit # 7 6 5 4 3 2 1 0 name lis8 lis7 lis6 lis5 lis4 lis3 lis2 lis1 default 0 0 0 0 0 0 0 0 the glisr register reports the liu inte rrupt status for each of the eight t1/e 1 lius. a logic one in the associated bit location indicates a liu has set its interrupt signal. bit 7: liu interrupt status 8 (lis8). 0 = liu 8 has not issued an interrupt. 1 = liu 8 has issued an interrupt. bit 6: liu interrupt status 7 (lis7). 0 = liu 7 has not issued an interrupt. 1 = liu 7 has issued an interrupt. bit 5: liu interrupt status 6 (lis6). 0 = liu 6 has not issued an interrupt. 1 = liu 6 has issued an interrupt. bit 4: liu interrupt status 5 (lis5). 0 = liu 5 has not issued an interrupt. 1 = liu 5 has issued an interrupt. bit 3: liu interrupt status 4 (lis4). 0 = liu 4 has not issued an interrupt. 1 = liu 4 has issued an interrupt. bit 2: liu interrupt status 3 (lis3). 0 = liu 3 has not issued an interrupt. 1 = liu 3 has issued an interrupt. bit 1: liu interrupt status 2 (lis2). 0 = liu 2 has not issued an interrupt. 1 = liu 2 has issued an interrupt. bit 0: liu interrupt status 1 (lis1). 0 = liu 1 has not issued an interrupt. 1 = liu 1 has issued an interrupt. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 121 of 276 register name: gfimr register description: global framer interrupt mask register register address: 0fch bit # 7 6 5 4 3 2 1 0 name fim8 fim7 fim6 fim5 fim4 fim3 fim2 fim1 default 0 0 0 0 0 0 0 0 bit 7: framer 8 interrupt mask (fim8). 0 = interrupt masked. 1 = interrupt enabled. bit 6: framer 7 interrupt mask (fim7). 0 = interrupt masked. 1 = interrupt enabled. bit 5: framer 6 interrupt mask (fim6). 0 = interrupt masked. 1 = interrupt enabled. bit 4: framer 5 interrupt mask (fim5). 0 = interrupt masked. 1 = interrupt enabled. bit 3: framer 4 interrupt mask (fim4). 0 = interrupt masked. 1 = interrupt enabled. bit 2: framer 3 interrupt mask (fim3). 0 = interrupt masked. 1 = interrupt enabled. bit 1: framer 2 interrupt mask (fim2). 0 = interrupt masked. 1 = interrupt enabled. bit 0: framer 1 interrupt mask (fim1). 0 = interrupt masked. 1 = interrupt enabled. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 122 of 276 register name: gbimr register description: global bert interrupt mask register register address: 0fdh bit # 7 6 5 4 3 2 1 0 name bim8 bim7 bim6 bim5 bim4 bim3 bim2 bim1 default 0 0 0 0 0 0 0 0 bit 7: bert interrupt mask 8 (bim8). 0 = interrupt masked. 1 = interrupt enabled. bit 6: bert interrupt mask 7 (bim7). 0 = interrupt masked. 1 = interrupt enabled. bit 5: bert interrupt mask 6 (bim6). 0 = interrupt masked. 1 = interrupt enabled. bit 4: bert interrupt mask 5 (bim5). 0 = interrupt masked. 1 = interrupt enabled. bit 3: bert interrupt mask 4 (bim4). 0 = interrupt masked. 1 = interrupt enabled. bit 2: bert interrupt mask 3 (bim3). 0 = interrupt masked. 1 = interrupt enabled. bit 1: bert interrupt mask 2 (bim2). 0 = interrupt masked. 1 = interrupt enabled. bit 0: bert interrupt mask 1 (bim1). 0 = interrupt masked. 1 = interrupt enabled. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 123 of 276 register name: glimr register description: global liu interrupt mask register register address: 0feh bit # 7 6 5 4 3 2 1 0 name lim8 lim7 lim6 lim5 lim4 lim3 lim2 lim1 default 0 0 0 0 0 0 0 0 bit 7: liu interrupt mask 8 (lim8). 0 = interrupt masked. 1 = interrupt enabled. bit 6: liu interrupt mask 7 (lim7). 0 = interrupt masked. 1 = interrupt enabled. bit 5: liu interrupt mask 6 (lim6). 0 = interrupt masked. 1 = interrupt enabled. bit 4: liu interrupt mask 5 (lim5). 0 = interrupt masked. 1 = interrupt enabled. bit 3: liu interrupt mask 4 (lim4). 0 = interrupt masked. 1 = interrupt enabled. bit 2: liu interrupt mask 3 (lim3). 0 = interrupt masked. 1 = interrupt enabled. bit 1: liu interrupt mask 2 (lim2). 0 = interrupt masked. 1 = interrupt enabled. bit 0: liu interrupt mask 1 (lim1). 0 = interrupt masked. 1 = interrupt enabled. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 124 of 276 9.4 framer register definitions see table 9-3 for the complete framer register list. 9.4.1 receive register definitions register name: rhc register description: receive hdlc control register register address: 010h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rcrcd rhr rhms rhcs4 rhcs3 rhcs2 rhcs1 rhcs0 default 0 0 0 0 0 0 0 0 bit 7: receive crc-16 display (rcrcd). 0 = do not write received crc-16 code to fifo (default) 1 = write received crc-16 code to fifo after last octet of packet bit 6: receive hdlc reset (rhr). will reset the receive hdlc controller and flush the receive fifo. note that this bit is a acknowledged reset. the host should set this bit and the ds26528 will clear it once the reset operation is complete. the ds26528 will complete the hdlc reset within two frames. 0 = normal operation 1 = reset receive hdlc controller and flush the receive fifo note: this bit will clear automatically if rmmr.int_done has been set. bit 5: receive hdlc mapping select (rhms). 0 = receive hdlc assigned to channels 1 = receive hdlc assigned to fdl (t1 mode), sa bits (e1 mode) bit 4 to 0: receive hdlc channel select 4 to 0 (rhcs[4:0]). these bits determine which ds0 is mapped to the hdlc controller when enabled with rhms = 0. rhcs[4:0] = all 0s selects channel 1, rhcs[4:0] = all 1s selects channel 32 (e1). a change to the receive hdlc channel select is acknowledged only after a receive hdlc reset (rhr). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 125 of 276 register name: rhbse register description: receive hdlc bit suppress register register address: 011h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bse8 bse7 bse6 bse5 bse4 bse3 bse2 bse1 default 0 0 0 0 0 0 0 0 bit 7: receive channel bit 8 suppress (bse8). msb of the channel. set to one to stop this bit from being used. bit 6: receive channel bit 7 suppress (bse7). set to one to stop this bit from being used. bit 5: receive channel bit 6 suppress (bse6). set to one to stop this bit from being used. bit 4: receive channel bit 5 suppress (bse5). set to one to stop this bit from being used. bit 3: receive channel bit 4 suppress (bse4). set to one to stop this bit from being used. bit 2: receive channel bit 3 suppress (bse3). set to one to stop this bit from being used. bit 1: receive channel bit 2 suppress (bse2). set to one to stop this bit from being used. bit 0: receive channel bit 1 suppress (bse1). lsb of the channel. set to one to stop this bit from being used. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 126 of 276 register name: rds0sel register description: receive channel monitor select register register address: 012h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rcm4 rcm3 rcm2 rcm1 rcm0 default 0 0 0 0 0 0 0 0 bits 4 to 0: receive channel monitor bits (rcm[4:0]). rcm0 is the lsb of a 5-bit channel select that determines which receive ds 0 channel data will appear in the rds0m register. register name: rsigc register description: receive-signaling control register register address: 013h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 rfsa1 rsff rsfe rsie name casms rsff rsfe rsie default 0 0 0 0 0 0 0 0 bit 4 (t1 mode): receive force signaling all ones (rfsa1). 0 = do not force robbed bit signaling to all ones 1 = force signaling bits to all ones on a per-channel basis according to the t1rsaoi1 : t1rsaoi3 registers. bit 4 (e1 mode): cas mode select (casms). 0 = the ds26528 will initiate a resync when two co nsecutive multiframe alignment signals have been received with an error. 1 = the ds26528 will initiate a resync when two co nsecutive multiframe alignment signals have been received with an error, or 1 multiframe has been receiv ed with all the bits in time slot 16 in state 0. alignment criteria is met when at least one bit in st ate 1 is present in the time slot 16 preceding the multiframe alignment signal first det ected (g.732 alternate criteria). bit 2: receive-signaling force freeze (rsff). freezes receive-side signaling at rsig (and rser if receive- signaling reinsertion is enabled); will ov erride receive free ze enable (rfe). 0 = do not force a freeze event 1 = force a freeze event bit 1: receive-signaling freeze enable (rsfe). 0 = no freezing of receive-signaling data will occur 1 = allow freezing of receive-signaling data at rsig (and rser if receive-signaling reinsertion is enabled) bit 0: receive-signaling in tegration enable (rsie). 0 = signaling changes of state reported on any change in selected channels 1 = signaling must be stable for three multiframe s in order for a change of state to be reported downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 127 of 276 register name: t1rcr2 (t1 mode) register description: receive control register 2 register address: 014h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rslc96 oof2 oof1 raiie rd4rm default 0 0 0 0 0 0 0 0 bit 4: receive slc-96 synchronizer enable (rslc96). see section 8.9.4.5 for slc-96 details. 0 = slc-96 synchronizer is disabled 1 = slc-96 synchronizer is enabled bits 3 and 2: out of frame select bits (oof[2:1]). oof2 oof1 out of frame criteria 0 0 2/4 frame bits in error 0 1 2/5 frame bits in error 1 0 2/6 frame bits in error 1 1 2/6 frame bits in error bit 1: receive rai integration enable (raiie). the esf rai indication can be interrupted for a period not to exceed 100ms per interruption (t1.403). in esf mode, se tting raiie will cause the rai status from the ds26528 to be integrated for 200ms. 0 = rai detects when 16 consecutive patterns of 00ff appear in the fdl. rai clears when 14 or fewer patterns of 00ff hex out of 16 possible appear in the fdl. 1 = rai detects when the condition has been present for greater than 200ms. rai clears when the condition has b een absent for greater than 200ms. bit 0: receive-side d4 remote alarm select (rd4rm). 0 = zeros in bit 2 of all channels 1 = a one in the s-bit position of frame 12 (j1 yellow alarm mode) downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 128 of 276 register name: e1rsaimr (e1 mode only) register description: receive sa-bit interrupt mask register register address: 014h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa4im rsa5i m rsa6im rsa7im rsa8im default 0 0 0 0 0 0 0 0 bit 4: sa4 change detect interrupt mask (rsa4im). this bit will enable the change detect interrupt for the sa4 bits. any change of state of the sa4 bit will then generate an interrupt in rls7 .0 to indicate the change of state. 0 = interrupt masked 1 = interrupt enabled bit 3: sa5 change detect interrupt mask (rsa5im). this bit will enable the change detect interrupt for the sa5 bits. any change of state of the sa5 bit will then generate an interrupt in rls7 .0 to indicate the change of state. 0 = interrupt masked 1 = interrupt enabled bit 2: sa6 change detect interrupt mask (rsa6im). this bit will enable the change detect interrupt for the sa6 bits. any change of state of the sa6 bit will then generate an interrupt in rls7 .0 to indicate the change of state. 0 = interrupt masked 1 = interrupt enabled bit 1: sa7 change detect interrupt mask (rsa7im). this bit will enable the change detect interrupt for the sa7 bits. any change of state of the sa7 bit will then generate an interrupt in rls7 .0 to indicate the change of state. 0 = interrupt masked 1 = interrupt enabled bit 0: sa8 change detect interrupt mask (rsa8im). this bit will enable the change detect interrupt for the sa8 bits. any change of state of the sa8 bit will then generate an interrupt in rls7 .0 to indicate the change of state. 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 129 of 276 register name: t1rbocc (t1 mode only) register description: receive boc control register register address: 015h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rbr rbd1 rbd0 rbf1 rbf0 default 0 0 0 0 0 0 0 0 bit 7: receive boc reset (rbr). the host should set this bit to force a reset of the boc circuitry. note that this is an acknowledged reset, that is, the host need only set the bit and the ds26528 will clear it once the reset operation is complete (less than 250 s). modifications to the rbf[1:0] and rbd[ 1:0] bits will not be applied to the boc controller until a boc reset has been completed. note: this bit will clear automatically if rmmr.init_done has been set. bits 5 and 4: receive boc disintegration bits (rbd[1:0]). the boc disintegration filter sets the number of message bits that must be received without a valid boc to set the bc bit indicating that a valid boc is no longer being received. rbd1 rbd0 consecutive message bits for boc clear identification 0 0 16 0 1 32 1 0 48 1 1 64 (see note 1) bits 2 and 1: receive boc filter bits (rbf[1:0]). the boc filter sets the number of consecutive patterns that must be received without error prior to an indication of a valid message. rbf1 rbf0 consecutive boc codes for valid sequence identification 0 0 none 0 1 3 1 0 5 1 1 7 (see note 1) note 1: the ds26528s boc controller does not integrate and disintegrate c oncurrently. therefore, if the maximum integration time and the maximum disintegration time are used together, boc messages that repeat fewer than 11 times may not be detected. register name: ridr1 to ridr32 register description: receive idle code definition registers 1 to 32 register address: 020h to 03fh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 bits 7 to 0: per-channel idle code bits (c[7:0]). c0 is the lsb of the code (this bit is transmitted last). address 020h is for channel 1. address 037h is for channel 24. address 03fh is for channel 32. ridr1:ridr24 are t1 mode only. ridr25:ridr32 are e1 mode only. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 130 of 276 register name: t1rsaoi1, t1rsaoi2, t1rsaoi3 (t1 mode only) register description: receive-signaling all-ones insertion registers 1 to 3 register address: 038h, 039h, 03ah + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 t1rsaoi1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 t1rsaoi2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 t1rsaoi3 default 0 0 0 0 0 0 0 0 setting any of the ch[1:24] bits in the t1rsaoi1:t1rsaoi3 registers will cause signaling data to be replaced with logic ones as reported on rser. the rsig signal will cont inue to report received signaling data. note that this feature must be enabled with control bit rsigc .4. register name: t1rdmwe1, t1rdmwe2, t1rdmwe3 (t1 mode only) register description: t1 receive digital milliwatt enable registers 1 to 3 register address: 03ch, 03dh, 03eh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 t1rdmwe1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 t1rdmwe2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 t1rdmwe3 default 0 0 0 0 0 0 0 0 bits 7 to 0: receive digital milliwatt enable for channels 1 to 24 (ch[1:24]). 0 =do not affect the receive data associated with this channel 1 = replace the receive data associated with this channel with digital milliwatt code downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 131 of 276 register name: rs1 to rs16 register description: receive-signaling registers 1 to 16 register address: 040h to 04fh + (200h x n): where n = 0 to 7, for ports 1 to 8 t1 mode: (msb) (lsb) ch1-a ch1-b ch1-c ch1-d ch13-a ch13-b ch13-c ch13-d rs1 ch2-a ch2-b ch2-c ch2-d ch14-a ch14-b ch14-c ch14-d rs2 ch3-a ch3-b ch3-c ch3-d ch15-a ch15-b ch15-c ch15-d rs3 ch4-a ch4-b ch4-c ch4-d ch16-a ch16-b ch16-c ch16-d rs4 ch5-a ch5-b ch5-c ch5-d ch17-a ch17-b ch17-c ch17-d rs5 ch6-a ch6-b ch6-c ch6-d ch18-a ch18-b ch18-c ch18-d rs6 ch7-a ch7-b ch7-c ch7-d ch19-a ch19-b ch19-c ch19-d rs7 ch8-a ch8-b ch8-c ch8-d ch20-a ch20-b ch20-c ch20-d rs8 ch9-a ch9-b ch9-c ch9-d ch21-a ch21-b ch21-c ch21-d rs9 ch10-a ch10-b ch10- c ch10-d ch22-a ch22-b ch22-c ch22-d rs10 ch11-a ch11-b ch11- c ch11-d ch23-a ch23-b ch23-c ch23-d rs11 ch12-a ch12-b ch12- c ch12-d ch24-a ch24-b ch24-c ch24-d rs12 e1 mode: (msb) (lsb) 0 0 0 0 x y x x rs1 ch1-a ch1-b ch1-c ch1-d ch16-a ch16-b ch16-c ch16-d rs2 ch2-a ch2-b ch2-c ch2-d ch17-a ch17-b ch17-c ch17-d rs3 ch3-a ch3-b ch3-c ch3-d ch18-a ch18-b ch18-c ch18-d rs4 ch4-a ch4-b ch4-c ch4-d ch19-a ch19-b ch19-c ch19-d rs5 ch5-a ch5-b ch5-c ch5-d ch20-a ch20-b ch20-c ch20-d rs6 ch6-a ch6-b ch6-c ch6-d ch21-a ch21-b ch21-c ch21-d rs7 ch7-a ch7-b ch7-c ch7-d ch22-a ch22-b ch22-c ch22-d rs8 ch8-a ch8-b ch8-c ch8-d ch23-a ch23-b ch23-c ch23-d rs9 ch9-a ch9-b ch9-c ch9-d ch24-a ch24-b ch24-c ch24-d rs10 ch10-a ch10-b ch10- c ch10-d ch25-a ch25-b ch25-c ch25-d rs11 ch11-a ch11-b ch11- c ch11-d ch26-a ch26-b ch26-c ch26-d rs12 ch12-a ch12-b ch12- c ch12-d ch27-a ch27-b ch27-c ch27-d rs13 ch13-a ch13-b ch13- c ch13-d ch28-a ch28-b ch28-c ch28-d rs14 ch14-a ch14-b ch14- c ch14-d ch29-a ch29-b ch29-c ch29-d rs15 ch15-a ch15-b ch15- c ch15-d ch30-a ch30-b ch30-c ch30-d rs16 in the esf framing mode, there can be up to four signaling bits per channel (a, b, c, and d). in the d4 framing mode, there are only two signaling bits per channel (a and b) . in the d4 framing mode, the framer will repeat the a and b signaling data in the c and d bit locations. therefore, when the framer is operated in d4 framing mode, the user will need to retrieve the signaling bits every 1. 5ms as opposed to 3ms for esf mode. the receive-signaling registers are frozen and not updated during a loss of sync condition. they will contain the most recent signaling information before the oof occurred. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 132 of 276 register name: lcvcr1 register description: line code violation count register 1 register address: 050h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lcvc15 lcvc14 lcvc13 lcvc 12 lcvc11 lcvc10 lcvc9 lcvc8 default 0 0 0 0 0 0 0 0 bits 7 to 0: line code violation counter bits 15 to 8 (lcvc[15:8]). lcvc15 is the msb of the 16-bit code violation count. register name: lcvcr2 register description: line code violation count register 2 register address: 051h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lcvc7 lcvc6 lcvc5 lcvc 4 lcvc3 lcvc2 lcvc1 lcvc0 default 0 0 0 0 0 0 0 0 bits 7 to 0: line code violation counter bits 7 to 0 (lcvc[7:0]). lcvc0 is the lsb of the 16-bit code violation count. register name: pcvcr1 register description: path code violation count register 1 register address: 052h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name pcvc15 pcvc14 pcvc13 pcvc12 pcvc11 pcvc10 pcvc9 pcvc8 default 0 0 0 0 0 0 0 0 bits 7 to 0: path code violation counter bits 15 to 8 (pcvc[15:8]). pcvc15 is the msb of the 16-bit path code violation count. register name: pcvcr2 register description: path code violation count register 2 register address: 053h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name pcvc7 pcvc6 pcvc5 pcvc 4 pcvc3 pcvc2 pcvc1 pcvc0 default 0 0 0 0 0 0 0 0 bits 7 to 0: path code violation counter bits 0 to 7 (pcvc[7:0]). pcvc0 is the lsb of the 16-bit path code violation count. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 133 of 276 register name: foscr1 register description: frames out of sync count register 1 register address: 054h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name fos15 fos14 fos13 fos12 fos11 fos10 fos9 fos8 default 0 0 0 0 0 0 0 0 bits 7 to 0: frames out of sync counter bits 15 to 8 (fos[15:8]). fos15 is the msb of the 16-bit frames out of sync count. register name: foscr2 register description: frames out of sync count register 2 register address: 055h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name fos7 fos6 fos5 fos4 fos3 fos2 fos1 fos0 default 0 0 0 0 0 0 0 0 bits 7 to 0: frames out of sync counter bits 7 to 0 (fos[7:0]). fos0 is the lsb of the 16-bit frames out of sync count. register name: e1ebcr1 (e1 mode only) register description: e-bit count register 1 register address: 056h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name eb15 eb14 eb13 eb12 eb11 eb10 eb9 eb8 default 0 0 0 0 0 0 0 0 bits 7 to 0: e-bit counter bits 15 to 8 (eb[15:8]). eb15 is the msb of the 16-bit e-bit count. register name: e1ebcr2 (e1 mode only) register description: e-bit count register 2 register address: 057h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name eb7 eb6 eb5 eb4 eb3 eb2 eb1 eb0 default 0 0 0 0 0 0 0 0 bits 7 to 0: e-bit counter bits 7 to 0 (eb[7:0]). eb0 is the lsb of the 16-bit e-bit count. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 134 of 276 register name: rds0m register description: receive ds0 monitor register register address: 060h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name b1 b2 b3 b4 b5 b6 b7 b8 default 0 0 0 0 0 0 0 0 bits 7 to 0: receive ds0 channel bits (b[1:8]). receive channel data that ha s been selected by the receive channel monitor select register ( rds0sel ). b8 is the lsb of the ds0 channel (last bit to be received). register name: e1rfrid (e1 mode only) register description: receive firmware revision id register register address: 061h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name fr7 fr6 fr5 fr4 fr3 fr2 fr1 fr0 default 0 0 0 0 0 0 0 0 bits 7 to 0: firmware revision (fr[7:0]). this read-only register reports t he current revision of the receive firmware. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 135 of 276 register name: t1rfdl (t1 mode) register description: receive fdl register register address: 062h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rfdl7 rfdl6 rfdl5 rfd l4 rfdl3 rfdl2 rfdl1 rfdl0 default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for e1 mode. see e1rrts7 . bit 7: receive fdl bit 7 (rfdl7). msb of the received fdl code. bit 6: receive fdl bit 6 (rfdl6). bit 5: receive fdl bit 5 (rfdl5). bit 4: receive fdl bit 4 (rfdl4). bit 3: receive fdl bit 3 (rfdl3). bit 2: receive fdl bit 2 (rfdl2). bit 1: receive fdl bit 1 (rfdl1). bit 0: receive fdl bit 0 (rfdl0). lsb of the received fdl code. register name: e1rrts7 (e1 mode) register description: receive real-time status register 7 register address: 062h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name csc5 csc4 csc3 csc2 csc0 crc4sa cassa fassa default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for t1 mode. see t1rfdl . all bits in this register are real-time (not latched). bits 7 to 3: crc-4 sync counter bits (csc[5:2] and csc0). the crc-4 sync counter increments each time the 8ms crc-4 multiframe search times out. the counter is cleared when the framer has successfully obtained synchronization at the crc-4 level. the counter ca n also be cleared by disabling the crc-4 mode ( rcr1 .3 = 0). this counter is useful for determining the amount of time the framer has been searching for synchronization at the crc-4 level. itu-t g.706 suggests th at if synchronization at the crc-4 level cannot be obtained within 400ms, then the search should be abandoned and proper action taken. the crc-4 sync counter will saturate (not rollover). csc0 is the lsb of the 6-bit counter. (csc1 is omi tted to allow resolution to > 400ms using 5 bits.) bit 2: crc-4 mf sync active (crc4sa). set while the synchronizer is searching for the crc-4 mf alignment word. bit 1: cas mf sync active (cassa). set while the synchronizer is searching for the cas mf alignment word. bit 0: fas sync active (fassa). set while the synchronizer is search ing for alignment at the fas level. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 136 of 276 register name: t1rboc (t1 mode) register description: receive boc register register address: 063h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rboc5 rboc4 rboc3 rboc2 rboc1 rboc0 default 0 0 0 0 0 0 0 0 bit 5: boc bit 5 (rboc5). bit 4: boc bit 4 (rboc4). bit 3: boc bit 3 (rboc3). bit 2: boc bit 2 (rboc2). bit 1: boc bit 1 (rboc1). bit 0: boc bit 0 (rboc0). the t1rboc register always contains the last valid boc received. the receive fdl register ( t1rfdl ) reports the incoming facility data link (fdl) or the incoming fs bits. the lsb is re ceived first. in d4 framing mode, rfdl updates on multiframe boundaries and reports the six fs bits in rfdl[5:0]. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 137 of 276 register name: t1rslc1, t1rslc2, t1rslc3 (t1 mode) register description: receive slc-96 data link registers 1 to 3 register address: 064h, 065h, 066h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name c8 c7 c6 c5 c4 c3 c2 c1 t1rslc1 m2 m1 s=0 s=1 s=0 c11 c10 c9 t1rslc2 s=1 s4 s3 s2 s1 a2 a1 m3 t1rslc3 default 0 0 0 0 0 0 0 0 note: these registers have an alternate definition for e1 mode. see e1raf , e1rnaf , and e1rsiaf . register name: e1raf (e1 mode) register description: e1 receive align frame register register address: 064h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name si 0 0 1 1 0 1 1 default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for t1 mode. see t1rslc1 . bit 7: international bit (si). bit 6: frame alignment signal bit (0). bit 5: frame alignment signal bit (0). bit 4: frame alignment signal bit (1). bit 3: frame alignment signal bit (1). bit 2: frame alignment signal bit (0). bit 1: frame alignment signal bit (1). bit 0: frame alignment signal bit (1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 138 of 276 register name: e1rnaf (e1 mode) register description: e1 receive non-align frame register register address: 065h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name si 1 a sa4 sa5 sa6 sa7 sa8 default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for t1 mode. see t1rslc2 . bit 7: international bit (si). bit 6: frame non-alignment signal bit (1). bit 5: remote alarm (a). bit 4: additional bit 4 (sa4). bit 3: additional bit 5 (sa5). bit 2: additional bit 6 (sa6). bit 1: additional bit 7 (sa7). bit 0: additional bit 8 (sa8). register name: e1rsiaf (e1 mode) register description: e1 received si bits of the align frame register register address: 066h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name sif14 sif12 sif10 sif8 sif6 sif4 sif2 sif0 default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for t1 mode. see t1rslc3 . bit 7: si bit of frame 14 (sif14). bit 6: si bit of frame 12 (sif12). bit 5: si bit of frame 10 (sif10). bit 4: si bit of frame 8 (sif8). bit 3: si bit of frame 6 (sif6). bit 2: si bit of frame 4 (sif4). bit 1: si bit of frame 2 (sif2). bit 0: si bit of frame 0 (sif0). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 139 of 276 register name: e1rsinaf (e1 mode only) register description: receive si bits of the non-align frame register register address: 067h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name sif15 sif13 sif11 sif9 sif7 sif5 sif3 sif1 default 0 0 0 0 0 0 0 0 bit 7: si bit of frame 15 (sif15). bit 6: si bit of frame 13 (sif13). bit 5: si bit of frame 11 (sif11). bit 4: si bit of frame 9 (sif9). bit 3: si bit of frame 7 (sif7). bit 2: si bit of frame 5 (sif5). bit 1: si bit of frame 3 (sif3). bit 0: si bit of frame 1 (sif1). register name: e1rra (e1 mode only) register description: receive remote alarm register register address: 068h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rraf15 rraf13 rraf11 rraf9 rraf7 rraf5 rraf3 rraf1 default 0 0 0 0 0 0 0 0 bit 7: remote alarm bit of frame 15 (rraf15). bit 6: remote alarm bit of frame 13 (rraf13). bit 5: remote alarm bit of frame 11 (rraf11). bit 4: remote alarm bit of frame 9 (rraf9). bit 3: remote alarm bit of frame 7 (rraf7). bit 2: remote alarm bit of frame 5 (rraf5). bit 1: remote alarm bit of frame 3 (rraf3). bit 0: remote alarm bit of frame 1 (rraf1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 140 of 276 register name: e1rsa4 (e1 mode only) register description: receive sa4 bits register register address: 069h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa4f15 rsa4f13 rsa4f11 rsa4f 9 rsa4f7 rsa4f5 rsa4f3 rsa4f1 default 0 0 0 0 0 0 0 0 bit 7: sa4 bit of frame 15 (rsa4f15). bit 6: sa4 bit of frame 13 (rsa4f13). bit 5: sa4 bit of frame 11 (rsa4f11). bit 4: sa4 bit of frame 9 (rsa4f9). bit 3: sa4 bit of frame 7 (rsa4f7). bit 2: sa4 bit of frame 5 (rsa4f5). bit 1: sa4 bit of frame 3 (rsa4f3). bit 0: sa4 bit of frame 1 (rsa4f1). register name: e1rsa5 (e1 mode only) register description: receive sa5 bits register register address: 06ah + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa5f15 rsa5f13 rsa5f11 rsa5f 9 rsa5f7 rsa5f5 rsa5f3 rsa5f1 default 0 0 0 0 0 0 0 0 bit 7: sa5 bit of frame 15 (rsa5f15). bit 6: sa5 bit of frame 13 (rsa5f13). bit 5: sa5 bit of frame 11 (rsa5f11). bit 4: sa5 bit of frame 9 (rsa5f9). bit 3: sa5 bit of frame 7 (rsa5f7). bit 2: sa5 bit of frame 5 (rsa5f5). bit 1: sa5 bit of frame 3 (rsa5f3). bit 0: sa5 bit of frame 1 (rsa5f1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 141 of 276 register name: e1rsa6 (e1 mode only) register description: receive sa6 bits register register address: 06bh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa6f15 rsa6f13 rsa6f11 rsa6f 9 rsa6f7 rsa6f5 rsa6f3 rsa6f1 default 0 0 0 0 0 0 0 0 bit 7: sa6 bit of frame 15 (rsa6f15). bit 6: sa6 bit of frame 13 (rsa6f13). bit 5: sa6 bit of frame 11 (rsa6f11). bit 4: sa6 bit of frame 9 (rsa6f9). bit 3: sa6 bit of frame 7 (rsa6f7). bit 2: sa6 bit of frame 5 (rsa6f5). bit 1: sa6 bit of frame 3 (rsa6f3). bit 0: sa6 bit of frame 1 (rsa6f1). register name: e1rsa7 (e1 mode only) register description: receive sa7 bits register register address: 06ch + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa7f15 rsa7f13 rsa7f11 rsa7f 9 rsa7f7 rsa7f5 rsa7f3 rsa7f1 default 0 0 0 0 0 0 0 0 bit 7: sa7 bit of frame 15 (rsa7f15). bit 6: sa7 bit of frame 13 (rsa7f13). bit 5: sa7 bit of frame 11 (rsa7f11). bit 4: sa7 bit of frame 9 (rsa7f9). bit 3: sa7 bit of frame 7 (rsa7f7). bit 2: sa7 bit of frame 5 (rsa7f5). bit 1: sa7 bit of frame 3 (rsa7f3). bit 0: sa7 bit of frame 1 (rsa7f1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 142 of 276 register name: e1rsa8 (e1 mode only) register description: receive sa8 bits register register address: 06dh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa8f15 rsa8f13 rsa8f11 rsa8f 9 rsa8f7 rsa8f5 rsa8f3 rsa8f1 default 0 0 0 0 0 0 0 0 bit 7: sa8 bit of frame 15 (rsa8f15). bit 6: sa8 bit of frame 13 (rsa8f13). bit 5: sa8 bit of frame 11 (rsa8f11). bit 4: sa8 bit of frame 9 (rsa8f9). bit 3: sa8 bit of frame 7 (rsa8f7). bit 2: sa8 bit of frame 5 (rsa8f5). bit 1: sa8 bit of frame 3 (rsa8f3). bit 0: sa8 bit of frame 1 (rsa8f1). register name: sabits register description: receive sax bits register register address: 06eh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name sa4 sa5 sa6 sa7 sa8 default 0 0 0 0 0 0 0 0 this register indicates the last received sax bi t. this can be used in conjunction with the rls7 register to determine which sax bits have changed. the user can program which sa bit positions should be monitored via the e1rsaimr register, and when a change is detected through an interrupt in rls7 .0, the user can determine which bit has changed by reading this register and comparing it with previous known values. bit 4: last received sa4 bit (sa4). bit 3: last received sa5 bit (sa5). bit 2: last received sa6 bit (sa6). bit 1: last received sa7 bit (sa7). bit 0: last received sa8 bit (sa8). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 143 of 276 register name: sa6code register description: received sa6 codeword register register address: 06fh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name sa6n sa6n sa6n sa6n default 0 0 0 0 0 0 0 0 this register reports the received sa6 codeword per ets 300 233. the bits are monitored on a submultiframe asynchronous basis, so the pattern reported could be one of multiple patterns that would represent a valid codeword. the table below indicates which patterns reported in this register correspond to a given valid sa6 codeword. bits 3 to 0: sa6 codeword bit (sa6n). valid sa6 code possible reported patterns sa6_8 1000, 0100, 0010, 0001 sa6_a 1010, 0101 sa6_c 110, 0110, 0011, 1001 sa6_e 1110, 0111, 1011, 1101 sa6_f 1111 register name: rmmr register description: receive master mode register register address: 080h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name frm_en init_done sftrst t1/e1 default 0 0 0 0 0 0 0 0 bit 7: framer enable (frm_en). this bit must be set to the desired state before writing init_done. 0 = framer disabledheld in low-power state 1 = framer enabledall features active bit 6: initialization done (init_done). the user must set this bit once he has written the configur ation registers. the host is required to write or clea r all device registers prior to setting this bit. once init_done is set, the ds26528 will check the frm_en bit and, if enabled, will begin operation based on the initial configuration. bit 1: soft reset (sftrst). level sensitive soft reset. should be taken high then low to reset the receiver. 0 = normal operation 1 = reset the receiver bit 0: receiver t1/e1 mode select (t1/e1). sets operating mode for receiver only! this bit must be set to the desired state before writing init_done. 0 = t1 operation 1 = e1 operation downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 144 of 276 register name: rcr1 (t1 mode) register description: receive control register 1 register address: 081h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name synct rb8zs rfm arc syncc rjc synce resync default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for e1 mode. see rcr1 . bit 7: sync time (synct). 0 = qualify 10 bits 1 = qualify 24 bits bit 6: receive b8zs enable (rb8zs). 0 = b8zs disabled 1 = b8zs enabled bit 5: receive frame mode select (rfm). 0 = esf framing mode 1 = d4 framing mode bit 4: auto resync criteria (arc). 0 = resync on oof or los event 1 = resync on oof only bit 3: sync criteria (syncc). in d4 framing mode: 0 = search for ft pattern, then search for fs pattern 1 = cross couple ft and fs pattern in esf framing mode: 0 = search for fps pattern only 1 = search for fps and verify with crc-6 bit 2: receive japanese crc6 enable (rjc). 0 = use ansi:at&t:itu-t crc-6 calculation (normal operation) 1 = use japanese standard jt-g704 crc-6 calculation bit 1: sync enable (synce). 0 = auto resync enabled 1 = auto resync disabled bit 0: resynchronize (resync). when toggled from low to high, a resynchr onization of the receive-side framer is initiated. must be cleared and se t again for a subsequent resync. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 145 of 276 register name: rcr1 (e1 mode) register description: receive control register 1 register address: 081h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rhdb3 rsigm rg802 rcrc4 frc synce resync default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for t1 mode. see rcr1 . bit 6: receive hdb3 enable (rhdb3). 0 = hdb3 disabled 1 = hdb3 enabled (decoded per o.162) bit 5: receive-signaling mode select (rsigm). 0 = cas signaling mode 1 = ccs signaling mode bit 4: receive g.802 enable (rg802). see figure 10-23 for details. 0 = do not force rchblk high during bit 1 of time slot 26 1 = force rchblk high during bit 1 of time slot 26 bit 3: receive crc-4 enable (rcrc4). 0 = crc-4 disabled 1 = crc-4 enabled bit 2: frame resync criteria (frc). 0 = resync if fas received in error three consecutive times 1 = resync if fas or bit 2 of non-fas is received in error three consecutive times bit 1: sync enable (synce). 0 = auto resync enabled 1 = auto resync disabled bit 0: resynchronize (resync). when toggled from low to high, a resynchr onization of the receive-side framer is initiated. must be cleared and se t again for a subsequent resync. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 146 of 276 register name: t1ribcc (t1 mode) register description: receive in-band code control register register address: 082h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rup2 rup1 rup0 rdn2 rdn1 rdn0 default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for e1 mode. see e1rcr2 . bits 5 to 3: receive up code length definition bits (rup[2:0]). rup2 rup1 rup0 length selected 0 0 0 1 bits 0 0 1 2 bits 0 1 0 3 bits 0 1 1 4 bits 1 0 0 5 bits 1 0 1 6 bits 1 1 0 7 bits 1 1 1 8 : 16 bits bits 2 to 0: receive down code length definition bits (rdn[2:0]). rdn2 rdn1 rdn0 length selected 0 0 0 1 bits 0 0 1 2 bits 0 1 0 3 bits 0 1 1 4 bits 1 0 0 5 bits 1 0 1 6 bits 1 1 0 7 bits 1 1 1 8 : 16 bits downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 147 of 276 register name: e1rcr2 (e1 mode) register description: receive control register 2 register address: 082h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa8s rsa7s rsa6s rsa5s rsa4s rlosa default 0 0 0 0 0 0 0 0 note: this register has an alternate definition for t1 mode. see t1ribcc . bit 7: sa8 bit select (rsa8s). set to one to have rlclk pulse at the sa8 bit position; set to zero to force rlclk low during sa8 bit position. bit 6: sa7 bit select (rsa7s). set to one to have rlclk pulse at the sa7 bit position; set to zero to force rlclk low during sa7 bit position. bit 5: sa6 bit select (rsa6s). set to one to have rlclk pulse at the sa6 bit position; set to zero to force rlclk low during sa6 bit position. bit 4: sa5 bit select (rsa5s). set to one to have rlclk pulse at the sa5 bit position; set to zero to force rlclk low during sa5 bit position. bit 3: sa4 bit select (rsa4s). set to one to have rlclk pulse at the sa4 bit position; set to zero to force rlclk low during sa4 bit position. bit 0: receive loss of signal alternate criteria (rlosa). defines the criteria for a loss-of-signal condition. 0 = los declared upon 255 consecutive zeros (125 s) 1 = los declared upon 2048 consecutive zeros (1ms) downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 148 of 276 register name: rcr3 register description: receive control register 3 register address: 083h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name idf rserc plb flb default 0 0 0 0 0 0 0 0 bit 7: input data format (idf). 0 = bipolar data is expected at rtip and rring (either ami or b8zs) 1 = nrz data is expected at rtip. the bpv counter will be disabled and rring will be ignored by the ds26528. bit 5: rser control (rserc). 0 = allow rser to output data as received under all conditions (normal operation) 1 = force rser to one under loss of frame alignment conditions bit 1: payload loopback (plb). 0 = loopback disabled 1 = loopback enabled when plb is enabled, the following will occur: 1) data will be transmitted from the ttip and tring pins synchronous with rclk instead of tclk. 2) all the receive-side signals will continue to operate normally. 3) the tchclk and tchblk signals are forced low. 4) data at the tser, tdata, and tsig pins is ignored. 5) the tlclk signal will become synchronous with rclk instead of tclk. in a plb situation, the ds26528 loop s the 192 bits (248 for e1) of payload data (with bpvs corrected) from the receive section back to the transmit section. the transm itter follows the frame alignment provided by the receiver. the receive frame boundary is automatically fed into the tran smit section, such that t he transmit frame position is locked to the receiver (i.e., tsync is sourced from r sync). the fps framing pattern, crc-6 calculation, and the fdl bits (fas word, si, sa, e-bits, and crc-4 for e1) are not looped back. rather, they are reinserted by the ds26528 (i.e., the transmit section will modify the payload as if it was input at tser). bit 0: framer loopback (flb). 0 = loopback disabled 1 = loopback enabled this loopback is useful in testing and debugging applicat ions. in flb, the ds26528 loops data from the transmit side back to the receive side. when flb is enabled, the following will occur: 1) (t1 mode) an unframed all-ones code will be transmitted at ttip and tring. (e1 mode) normal data will be transmitted at ttip and tring. 2) data at rtip and rring will be ignored. 3) all receive-side signals will take on ti ming synchronous with tclk instead of rclk. 4) note that it is not acceptable to have rclk tied to tclk during this loopback because this will cause an unstable condition. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 149 of 276 register name: riocr register description: receive i/o configuration register register address: 084h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rclkinv rsyncinv h100en rsclkm rsms rsio rsms2 rsms1 rclkinv rsyncinv h100en rsclkm rsio rsms2 rsms1 default 0 0 0 0 0 1 0 0 bit 7: rclk invert (rclkinv). 0 = no inversion 1 = invert rclk as input bit 6: rsync invert (rsyncinv). 0 = no inversion 1 = invert rsync as either input or output bit 5: h.100 sync mode (h100en). see section 8.8.3 for more information. 0 = normal operation 1 = rsync and tssyncio signals are shifted bit 4: rsysclk mode select (rsclkm). 0 = if rsysclk is 1.544mhz 1 = if rsysclk is 2.048mhz or ibo enabled bit 3: rsync multiframe skip control (rsms) (t1 mode only). useful in framing format conversions from d4 to esf. this function is not available when the receive-side elastic store is enabled. rsync must be set to output multiframe pulses. 0 = rsync will output a pulse at every multiframe 1 = rsync will output a pulse at every other multiframe bit 2: rsync i/o select (rsio). (note: this bit must be set to zero when elastic store is disabled) the default value for this bit is a logic 1 so that the default state of rsync is as an input. 0 = rsync is an output 1 = rsync is an input (only valid if elastic store enabled) bit 1: rsync mode select 2 (rsms2). t1 mode: rsync pin must be programmed in the output frame mode. 0 = do not pulse double-wide in signaling frames 1 = do pulse double-wide in signaling frames e1 mode: rsync pin must be programmed in the output multiframe mode. 0 = rsync outputs cas multiframe boundaries 1 = rsync outputs crc-4 multiframe boundaries in e1 mode, rsms2 also selects which multiframe sign al is available at the rmsync pin, regardless of the configuration for rsync. when rsms 2 = 0, rmsync outputs cas multifra me boundaries; when rsms2 = 1, rmsync outputs crc-4 multiframe boundaries. bit 0: rsync mode select 1 (rsms1). selects frame or multiframe pulse w hen rsync pin is in output mode. in input mode (elastic store must be enab led) multiframe mode is only useful when receive-signaling reinsertion is enabled. 0 = frame mode 1 = multiframe mode downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 150 of 276 register name: rescr register description: receive elastic store control register register address: 085h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rdatfmt rgclken rszs resalgn resr resmdm rese default 0 0 0 0 0 0 0 0 bit 7: receive channel data format (rdatfmt). 0 = 64kbps (data contained in all 8 bits) 1 = 56kbps (data contained in 7 out of the 8 bits) bit 6: receive gapped clock enable (rgclken). 0 = rchclk functions normally 1 = enable gapped bit clock output on rchclk note: rgpcken and rdatfmt are not associated with the el astic store and are explained in the fractional support section. bit 4: receive slip zone select (rszs). this bit determines the minimum distance allowed between the elastic store read and write pointers before forcing a controlled sl ip. this bit only applies during t1-to-e1 or e1-to-t1 conversion applications. 0 = force a slip at 9 bytes or less of separation (used for clustered blank channels) 1 = force a slip at 2 bytes or less of separation (used for distributed blank channels and minimum delay mode) bit 3: receive elastic store align (resalgn). setting this bit from 0 to 1 forces the receive elastic stores write/read pointers to a minimum separati on of half a frame. no action is taken if the pointer separation is already greater or equal to half a frame. if pointer separation is less than half a frame, the command is executed and the data is disrupted. should be toggled after rsysclk has been applied and is stable. must be cleared and set again for a subsequent align. bit 2: receive elastic store reset (resr). setting this bit from 0 to 1 forces the read pointer into the same frame that the write pointer is exiting, mi nimizing the delay through the elastic store. if this command should place the pointers within the slip zone (see bit 4), then an immediat e slip occurs and the pointers move back to opposite frames. should be toggled after rsysclk has been applie d and is stable. do not leave this bit set high. bit 1: receive elastic store minimum delay mode (resmdm). 0 = elastic stores operate at full two-frame depth 1 = elastic stores operate at 32-bit depth bit 0: receive elastic store enable (rese). 0 = elastic store is bypassed 1 = elastic store is enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 151 of 276 register name: ercnt register description: error-counter configuration register register address: 086h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name 1secs mcus mecu ecus eams fsbe moscrf lcvcrf 1secs mcus mecu ecus eams lcvcrf default 0 0 0 0 0 0 0 0 bit 7: one-second select (1secs). this bit allows for synchronization of the error counter updates between multiple ports. when ercnt.3 = 0, setting this bit (on a sp ecific framer) will update the framers error counters on the transition of the one-second timer from framer 1. no te that this bit should always be clear for framer 1. 0 = use the one-second timer t hat is internal to the framer 1 = use the one-second timer from framer 1 to latch updates bit 6: manual counter update select (mcus). when manual update mode is enabled with eams, this bit can be used to allow the incoming latch_cnt signal to latch all counters. used for synchr onously latching counters or multiple ds26528 cores located on the same die. 0 = mecu is used to manually latch counters 1 = counters are latched on the ri sing edge of the latch_cnt signal bit 5: manual error counter update (mecu). when enabled by ercnt.3, the changing of this bit from 0 to 1 allows the next clock cycle to load the error counter registers with the late st counts and reset the counters. the user must wait a minimum of 250 s before reading the error count regi sters to allow for proper update. bit 4: error counter update select (ecus). t1 mode: 0 = update error counters once a second 1 = update error counters every 42ms (333 frames) e1 mode: 0 = update error counters once a second 1 = update error counters every 62.5ms (500 frames) bit 3: error accumulation mode select (eams). 0 = automatic updating of error co unters enabled. the state of ercnt.4 determines accumulation time (timed update) 1 = user toggling of ercnt.5 determines accumulation time (manual update) bit 2: pcvcr fs-bit error report enable (fsbe) (t1 mode only). 0 = do not report bit errors in fs-bit position; only ft-bit position 1 = report bit errors in fs-bit position as well as ft-bit position bit 1: multiframe out of sync count register function select (moscrf) (t1 mode only). 0 = count errors in the framing bit position 1 = count the number of mu ltiframes out of sync bit 0: t1 line code violation count register function select (lcvcrf). 0 = do not count excessive zeros 1 = count excessive zeros downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 152 of 276 register name: rhfc register description: receive hdlc fifo control register register address: 087h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rfhwm1 rfhwm0 default 0 0 0 0 0 0 0 0 bits 1 and 0: receive fifo hi gh watermark select (rfhwm[1:0]). rfhwm1 rfhwm0 receive fifo watermark (bytes) 0 0 4 0 1 16 1 0 32 1 1 48 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 153 of 276 register name: riboc register description: receive interleave bus operation control register register address: 088h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ibs1 ibs0 ibosel iboen da2 da1 da0 default 0 0 0 0 0 0 0 0 bits 6 and 5: ibo bus size bits (ibs[1:0]). indicates how many devices on the bus. ibs1 ibs0 bus size 0 0 2 devices on bus (4.096mhz) 0 1 4 devices on bus (8.192mhz) 1 0 8 devices on bus (16.384mhz) 1 1 reserved for future use bit 4: interleave bus operation select (ibosel). this bit selects channel or frame interleave mode. 0 = channel interleave 1 = frame interleave bit 3: interleave bus operation enable (iboen). 0 = interleave bus operation disabled 1 = interleave bus operation enabled bits 2 to 0: device assignment bits (da[2:0]). da2 da1 da0 device position 0 0 0 1st device on bus 0 0 1 2nd device on bus 0 1 0 3rd device on bus 0 1 1 4th device on bus 1 0 0 5th device on bus 1 0 1 6th device on bus 1 1 0 7th device on bus 1 1 1 8th device on bus downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 154 of 276 register name: t1rscc (t1 mode only) register description: in-band receive spare control register register address: 089h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsc2 rsc1 rsc0 default 0 0 0 0 0 0 0 0 bits 2 to 0: receive spare code length definition bits (rsc[2:0]). rsc2 rsc1 rsc0 length selected (bits) 0 0 0 1 0 0 1 2 0 1 0 3 0 1 1 4 1 0 0 5 1 0 1 6 1 1 0 7 1 1 1 8:16 register name: rxpc register description: receive expansion port control register register address: 08ah + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rbpdir rbpfus rbpen rbpdir rbpen default 0 0 0 0 0 0 0 0 bit 2: receive bert port direction control (rbpdir). 0 = normal (line) operation. receive bert port receives data from the receive framer. 1 = system (backplane) operation. receive bert port re ceives data from the transmit path. the transmit path enters the receive bert on the line si de of the elastic store (if enabled). bit 1: receive bert port framed/unfra med select (rbpfus) (t1 mode only). 0 = the receive bert will not clock data from the f-bit position (framed). 1 = the receive bert will clock data from the f-bit position (unframed). bit 0: receive bert port enable (rbpen). 0 = receive bert port is not active. 1 = receive bert port is active. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 155 of 276 register name: rbpbs register description: receive bert port bit suppress register register address: 08bh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bpbse8 bpbse7 bpbse6 bpbse5 bpbse4 bpbse3 bpbse2 bpbse1 default 0 0 0 0 0 0 0 0 bit 7: receive channel bit 8 suppress (bpbse8). msb of the channel. set to one to stop this bit from being used. bit 6: receive channel bit 7 suppress (bpbse7). set to one to stop this bit from being used. bit 5: receive channel bit 6 suppress (bpbse6). set to one to stop this bit from being used. bit 4: receive channel bit 5 suppress (bpbse5). set to one to stop this bit from being used. bit 3: receive channel bit 4 suppress (bpbse4). set to one to stop this bit from being used. bit 2: receive channel bit 3 suppress (bpbse3). set to one to stop this bit from being used. bit 1: receive channel bit 2 suppress (bpbse2). set to one to stop this bit from being used. bit 0: receive channel bit 1 suppress (bpbse1). lsb of the channel. set to one to stop this bit from being used. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 156 of 276 register name: rls1 register description: receive latched status register 1 register address: 090h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rraic raisc rlosc rlof c rraid raisd rlosd rlofd default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. bit 7: receive remote alarm i ndication condition clear (rraic). falling edge detect of rrai. set when a rrai condition has cleared. bit 6: receive alarm indication signal condition clear (raisc). falling edge detect of rais. set when a rais condition has cleared. bit 5: receive loss of signal condition clear (rlosc). falling edge detect of rlos. set when an rlos condition has cleared. bit 4: receive loss of frame condition clear (rlofc). falling edge detect of rlof. set when an rlof condition has cleared. bit 3: receive remote alarm i ndication condition detect (rraid). rising edge detect of rrai. set when a remote alarm is received at rtip and rring. bit 2: receive alarm indication si gnal condition detect (raisd). rising edge detect of rais.set when an unframed all-ones code is received at rtip and rring. bit 1: receive loss of signal condition detect (rlosd). rising edge detect of rlos. set when 192 consecutive zeros have been detected at rtip and rring. bit 0: receive loss of frame condition detect (rlofd). rising edge detect of rlof. set when the ds26528 has lost synchronized to the received data stream. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 157 of 276 register name: rls2 (t1 mode) register description: receive latched status register 2 register address: 091h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rpdv cofa 8zd 16zd sefe b8zs fbe default 0 0 0 0 0 0 0 0 note: all bits in these register are latched. th is register does not create interrupts. see rls2 for e1 mode. bit 7: receive pulse density violation event (rpdv). set when the receive data stream does not meet the ansi t1.403 requirements for pulse density. bit 5: change of frame alignment event (cofa). set when the last resync resulted in a change of frame or multiframe alignment. bit 4: eight zero detect event (8zd). set when a string of at least eight consecutive zeros (regardless of the length of the string) have been received. bit 3: sixteen zero detect event (16zd). set when a string of at least 16 c onsecutive zeros (r egardless of the length of the string) have been received. bit 2: severely errored framing event (sefe). set when two out of six framing bits (ft or fps) are received in error. bit 1: b8zs codeword detect event (b8zs). set when a b8zs codeword is detected at rtip and rring independent of whether the b8zs mode is selected or not. useful for automatically setting the line coding. bit 0: frame bit error event (fbe). set when a ft (d4) or fps (esf) fr aming bit is received in error. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 158 of 276 register name: rls2 (e1 mode) register description: receive latched status register 2 register address: 091h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name crcrc casrc fasrc rsa1 rsa0 rcmf raf default 0 0 0 0 0 0 0 0 note: all bits in this register are latched. bits 0 to 3 can cause interrupts. there is no associated real-time register. see rls2 for t1 mode. bit 6: crc resync criteria met event (crcrc). set when 915:1000 codewords are received in error. bit 5: cas resync criteria met event (casrc). set when two consecutive cas mf alignment words are received in error. bit 4: fas resync criteria met event (fasrc). set when three consecutive fas words are received in error. bit 3: receive-signaling all-ones event (rsa1). set when the contents of time slot 16 contains fewer than three zeros over 16 consecutive frames. this alarm is not disabled in the ccs signaling mode. bit 2: receive-signaling all-zeros event (rsa0). set when over a full mf, time slot 16 contains all zeros. bit 1: receive crc-4 multiframe event (rcmf). set on crc-4 multiframe boundaries. this bit continues to be set every 2ms on an arbitrary boundary if crc-4 is disabled. bit 0: receive align frame event (raf). set approximately every 250 s to alert the host that si and sa bits are available in the raf and rnaf registers. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 159 of 276 register name: rls3 (t1 mode) register description: receive latched status register 3 register address: 092h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lorcc lspc ldnc lupc lorcd lspd ldnd lupd default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. see rls3 for e1 mode. bit 7: loss of receive clo ck condition clear (lorcc). falling edge detect of lorc. set when an lorc condition was detected and then removed. bit 6: spare code detected condition clear (lspc). falling edge detect of lsp. set when a spare-code match condition was detected and then removed. bit 5: loop-down code detected condition clear (ldnc). falling edge detect of ldn. set when a loop-down condition was detected and then removed bit 4: loop-up code detected condition clear (lupc). falling edge detect of lup. set when a loop-up condition was detected and then removed. bit 3: loss of receive clock condition detect (lorcd). rising edge detect of lorc. set when the rclk pin has not transitioned for one channel time. bit 2: spare code detected condition detect (lspd). rising edge detect of lsp. set when the spare code as defined in the t1rscd1 : t1rscd2 registers is being received. bit 1: loop-down code detected condition detect (ldnd). rising edge detect of ldn. set when the loop- down code as defined in the t1rdncd1 : t1rdncd2 register is being received. bit 0: loop-up code detected condition detect (lupd). rising edge detect of lup. set when the loop-up code as defined in the t1rupcd1 : t1rupcd2 register is being received. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 160 of 276 register name: rls3 (e1 mode) register description: receive latched status register 3 register address: 092h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lorcc v52lnkc rdmac lorcd v52lnkd rdmad default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. see rls3 for t1 mode. bit 7: loss of receive clock clear (lorcc). change of state indication. set when an lorc condition has cleared (falling edge detect of lorc). bit 5: v5.2 link detected clear (v52lnkc). change of state indication. set when a v52lnk condition has cleared (falling edge detect of v52lnk). bit 4: receive distant mf alarm clear (rdmac). change of state indication. set when an rdma condition has cleared (falling edge detect of rdma). bit 3: loss of receive clock detect (lorcd). change of state indication. set when the rclk pin has not transitioned for one channel time (rising edge detect of lorc). bit 1: v5.2 link detect (v52lnkd). change of state indication. set on detection of a v5.2 link identification signal. (g.965). this is the rising edge detect of v52lnk. bit 0: receive distant mf alarm detect (rdmad). change of state indication. set when bit 6 of time slot 16 in frame 0 has been set for two consecutive multiframes. this alarm is not disabled in the ccs signaling mode. this is the rising edge detect of rdma. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 161 of 276 register name: rls4 register description: receive latched status register 4 register address: 093h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name resf resem rslip rscos 1sec timer rmf default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. bit 7: receive elastic store full event (resf). set when the receive elastic store buffer fills and a frame is deleted. bit 6: receive elastic store empty event (resem). set when the receive elastic store buffer empties and a frame is repeated. bit 5: receive elastic store slip occurrence event (rslip). set when the receive elastic store has either repeated or deleted a frame. bit 3: receive-signaling change-of-state event (rscos). set when any channel selected by the receive- signaling change-of-state interrupt enable registers ( rscse1 :rscse3) changes signaling state. bit 2: one-second timer (1sec). set on every one-second interval based on rclk. bit 1: timer event (timer). this status bit indicates that the pe rformance monitor counters have been updated and are available to be read by the host. the error counte r update interval as determined by the settings in the error counter configuration register ( ercnt ). t1 mode: set on increments of one second or 42ms based on rclk, or a manual latch event. e1 mode: set on increments of one second or 62.5ms based on rclk, or a manual latch event. bit 0: receive multiframe event (rmf). t1 mode: set every 1.5ms on d4 mf boundaries or every 3ms on esf mf boundaries. e1 mode: set every 2.0ms on receive cas multiframe boundaries to alert host the signaling data is available. continues to set on an arbitrary 2.0m s boundary when cas signaling is not enabled. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 162 of 276 register name: rls5 register description: receive latched status register 5 (hdlc) register address: 094h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rovr rhobt rpe rps rhwms rnes default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can cause interrupts. bit 5: receive fifo overrun (rovr). set when the receive hdlc controll er has terminated packet reception because the fifo buffer is full. bit 4: receive hdlc opening byte event (rhobt). set when the next byte available in the receive fifo is the first byte of a message. bit 3: receive packet-end event (rpe). set when the hdlc controller detects either the finish of a valid message (i.e., crc check complete) or when the controller has experienced a message fault such as a crc checking error, or an overrun conditi on, or an abort has been seen. this is a latched bit and will be cleared when read. bit 2: receive packet-start event (rps) . set when the hdlc controller detects an opening byte. this is a latched bit and will be cleared when read. bit 1: receive fifo above high watermark set event (rhwms). set when the receive 64-byte fifo crosses the high watermark as defined by the receive hdlc fifo control register ( rhfc ). rising edge detect of rhwm. bit 0: receive fifo not empty set event (rnes). set when the receive fifo has transitioned from empty to not empty (at least one byte has been put into the fifo). rising edge detect of rne. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 163 of 276 register name: rls7 (t1 mode) register description: receive latched status register 7 register address: 096h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rrai-ci rais-ci rslc96 rfdlf bc bd default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. see rls7 for e1 mode. bit 5: receive rai-ci detect (rrai-ci). set when an rai-ci pattern has been det ected by the receiver. this bit is active in esf framing mode only, and will set only if an rai condition is being detected ( rrts1 .3). when the host reads (and clears) this bit, it will set again each time the rai-ci pattern is detec ted (approximately every 1.1 seconds). bit 4: receive ais-ci detect (rais-ci). set when an ais-ci pattern has been detected by the receiver. this bit will set only if an ais condition is being detected ( rrts1 .2). this is a latched bit that must be cleared by the host, and will set again each time the ais-ci pattern is detected (approximately every 1.2 seconds). bit 3: receive slc-96 alignment event (rslc96). set when a valid slc-96 alignment pattern is detected in the fs-bit stream, and the rslcx registers have data available for retrieval. see section 8.9.4.5 for more information. bit 2: receive fdl register full event (rfdlf). set when the 8-bit t1rfdl register is full. useful for slc-96 operation, or manual extraction of fdl data bits. see section 8.9.5.4 for more information. bit 1: boc clear event (bc). set when a valid boc is no longer detected (with the disintegration filter applied). bit 0: boc detect event (bd). set when a valid boc has been detected (with the boc filter applied). register name: rls7 (e1 mode) register description: receive latched status register 7 register address: 096h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name sa6cd saxcd default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. see rls7 for t1 mode. bit 1: sa6 codeword detect (sa6cd). set when a valid codeword (per ets 300 233) is detected in the sa6 bit positions. bit 0: sax bit change detect (saxcd). set when a bit change is detected in the sax bit position. the enabled sax bits are selected by the e1rsaimr register. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 164 of 276 register name: rss1, rss2, rss3, rss4 register description: receive-signaling status registers 1 to 4 register address: 098h, 099h, 09ah, 09bh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 ( lsb) name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1* rss1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rss2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17* rss3 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 rss4 (e1 mode only) default 0 0 0 0 0 0 0 0 note: status bits in this register are latched. when a channels signaling data changes st ate, the respective bit in registers rss1 : rss4 will be set and latched. the rscos bit ( rls4 .3) will be set if the channel was also ena bled by setting the appropriate bit in rscse1 :4. the intb signal will go low if enabled by the interrupt mask bit rim4 .3. the bit will remain set until read. * note that in e1 cas mode, the lsb of rss1 would typically represent the cas alignment bits, and the lsb of rss3 represents reserved bits and t he distant multiframe alarm. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 165 of 276 register name: t1rscd1 (t1 mode only) register description: receive spare code definition register 1 register address: 09ch + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 note: writing this register resets the detectors integration period. bit 7: receive spare code definition bit 7 (c7). first bit of the repeating pattern. bit 6: receive spare code definition bit 6 (c6). a dont care if a 1-bit length is selected. bit 5: receive spare code definition bit 5 (c5). a dont care if a 1- or 2-bit length is selected. bit 4: receive spare code definition bit 4 (c4). a dont care if a 1- to 3-bit length is selected. bit 3: receive spare code definition bit 3 (c3). a dont care if a 1- to 4-bit length is selected. bit 2: receive spare code definition bit 2 (c2). a dont care if a 1- to 5-bit length is selected. bit 1: receive spare code definition bit 1 (c1). a dont care if a 1- to 6-bit length is selected. bit 0: receive spare code definition bit 0 (c0). a dont care if a 1- to 7-bit length is selected. register name: t1rscd2 (t1 mode only) register description: receive spare code definition register 2 register address: 09dh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 bit 7: receive spare code definition bit 7 (c7). a dont care if a 1- to 7-bit length is selected. bit 6: receive spare code definition bit 6 (c6). a dont care if a 1- to 7-bit length is selected. bit 5: receive spare code definition bit 5 (c5). a dont care if a 1- to 7-bit length is selected. bit 4: receive spare code definition bit 4 (c4). a dont care if a 1- to 7-bit length is selected. bit 3: receive spare code definition bit 3 (c3). a dont care if a 1- to 7-bit length is selected. bit 2: receive spare code definition bit 2 (c2). a dont care if a 1- to 7-bit length is selected. bit 1: receive spare code definition bit 1 (c1). a dont care if a 1- to 7-bit length is selected. bit 0: receive spare code definition bit 0 (c0). a dont care if a 1- to 7-bit length is selected. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 166 of 276 register name: riir register description: receive interrupt information register register address: 09fh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rls7 rls6* rls5 rls4 rls3 rls2** rls1 default 0 0 0 0 0 0 0 0 * rls6 is reserved for future use. ** currently, rls2 does not create an interrupt, th erefore this bit is not used in t1 mode. the receive interrupt information register ( riir ) indicates which of the ds26528 st atus registers are generating an interrupt. when an interrupt occurs, the hos t can read riir to quickly identify wh ich of the receive status registers is (are) causing the interrupt(s). the riir bits clear once the appropriate interrupt ha s been serviced and cleared, as long as no additional, unmasked interrupt condition is pr esent in the associated status register. status bits that have been masked via the receive interrupt mask (rimx) registers will also be masked from the riir register. register name: rim1 register description: receive interrupt mask register 1 register address: 0a0h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rraic raisc rlosc rlof c rraid raisd rlosd rlofd default 0 0 0 0 0 0 0 0 bit 7: receive remote alarm indication condition clear (rraic). 0 = interrupt masked 1 = interrupt enabled bit 6: receive alarm indication signal condition clear (raisc). 0 = interrupt masked 1 = interrupt enabled bit 5: receive loss of signal condition clear (rlosc). 0 = interrupt masked 1 = interrupt enabled bit 4: receive loss of frame condition clear (rlofc). 0 = interrupt masked 1 = interrupt enabled bit 3: receive remote alarm indication condition detect (rraid). 0 = interrupt masked 1 = interrupt enabled bit 2: receive alarm indication signal condition detect (raisd). 0 = interrupt masked 1 = interrupt enabled bit 1: receive loss of signal condition detect (rlosd). 0 = interrupt masked 1 = interrupt enabled bit 0: receive loss of frame condition detect (rlofd). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 167 of 276 register name: rim2 (e1 mode only) register description: receive interrupt mask register 2 register address: 0a1h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsa1 rsa0 rcmf raf default 0 0 0 0 0 0 0 0 bit 3: receive-signaling all-ones event (rsa1). 0 = interrupt masked 1 = interrupt enabled bit 2: receive-signaling all-zeros event (rsa0). 0 = interrupt masked 1 = interrupt enabled bit 1: receive crc-4 multiframe event (rcmf). 0 = interrupt masked 1 = interrupt enabled bit 0: receive align frame event (raf). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 168 of 276 register name: rim3 (t1 mode) register description: receive interrupt mask register 3 register address: 0a2h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lorcc lspc ldnc lupc lorcd lspd ldnd lupd default 0 0 0 0 0 0 0 0 note: for e1 mode, see rim3 . bit 7: loss of receive clock condition clear (lorcc). 0 = interrupt masked 1 = interrupt enabled bit 6: spare code detected condition clear (lspc). 0 = interrupt masked 1 = interrupt enabled bit 5: loop-down code detected condition clear (ldnc). 0 = interrupt masked 1 = interrupt enabled bit 4: loop-up code detected condition clear (lupc). 0 = interrupt masked 1 = interrupt enabled bit 3: loss of receive clock condition detect (lorcd). 0 = interrupt masked 1 = interrupt enabled bit 2: spare code detected condition detect (lspd). 0 = interrupt masked 1 = interrupt enabled bit 1: loop-down code detected condition detect (ldnd). 0 = interrupt masked 1 = interrupt enabled bit 0: loop-up code detected condition detect (lupd). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 169 of 276 register name: rim3 (e1 mode) register description: receive interrupt mask register 3 register address: 0a2h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lorcc v52lnkc rdmac lorcd v52lnkd rdmad default 0 0 0 0 0 0 0 0 note: for t1 mode, see rim3 . bit 7: loss of receive clock clear (lorcc). 0 = interrupt masked 1 = interrupt enabled bit 5: v5.2 link detected clear (v52lnkc). 0 = interrupt masked 1 = interrupt enabled bit 4: receive distant mf alarm clear (rdmac). 0 = interrupt masked 1 = interrupt enabled bit 3: loss of receive clock detect (lorcd). 0 = interrupt masked 1 = interrupt enabled bit 1: v5.2 link detect (v52lnkd). 0 = interrupt masked 1 = interrupt enabled bit 0: receive distant mf alarm detect (rdmad). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 170 of 276 register name: rim4 register description: receive interrupt mask register 4 register address: 0a3h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name resf resem rslip rscos 1sec timer rmf default 0 0 0 0 0 0 0 0 bit 7: receive elastic store full event (resf). 0 = interrupt masked 1 = interrupt enabled bit 6: receive elastic store empty event (resem). 0 = interrupt masked 1 = interrupt enabled bit 5: receive elastic store slip occurrence event (rslip). 0 = interrupt masked 1 = interrupt enabled bit 3: receive-signaling change-of-state event (rscos). 0 = interrupt masked 1 = interrupt enabled bit 2: one-second timer (1sec). 0 = interrupt masked 1 = interrupt enabled bit 1: timer event (timer). 0 = interrupt masked 1 = interrupt enabled bit 0: receive multiframe event (rmf). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 171 of 276 register name: rim5 register description: receive interrupt mask register 5 (hdlc) register address: 0a4h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rovr rhobt rpe rps rhwms rnes default 0 0 0 0 0 0 0 0 bit 5: receive fifo overrun (rovr). 0 = interrupt masked 1 = interrupt enabled bit 4: receive hdlc opening byte event (rhobt). 0 = interrupt masked 1 = interrupt enabled bit 3: receive packet-end event (rpe). 0 = interrupt masked 1 = interrupt enabled bit 2: receive packet-start event (rps). 0 = interrupt masked 1 = interrupt enabled bit 1: receive fifo above high watermark set event (rhwms). 0 = interrupt masked 1 = interrupt enabled bit 0: receive fifo not empty set event (rnes). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 172 of 276 register name: rim7 (t1 mode) register description: receive interrupt mask register 7 (boc:fdl) register address: 0a6h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rrai-ci rais-ci rslc96 rfdlf bc bd default 0 0 0 0 0 0 0 0 note: for e1 mode, see rim7 . bit 5: receive rai-ci (rrai-ci). 0 = interrupt masked 1 = interrupt enabled bit 4: receive ais-ci (rais-ci). 0 = interrupt masked 1 = interrupt enabled bit 3: receive slc-96 (rslc96). 0 = interrupt masked 1 = interrupt enabled bit 2: receive fdl register full (rfdlf). 0 = interrupt masked 1 = interrupt enabled bit 1: boc clear event (bc). 0 = interrupt masked 1 = interrupt enabled bit 0: boc detect event (bd). 0 = interrupt masked 1 = interrupt enabled register name: rim7 (e1 mode) register description: receive interrupt mask register 7 (boc:fdl) register address: a6h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name sa6cd saxcd default 0 0 0 0 0 0 0 0 note: for t1 mode, see rim7 . bit 1: sa6 codeword detect. this bit will enable the interrupt generated when a valid codeword (per ets 300 233) is detected in the sa6 bits. 0 = interrupt masked 1 = interrupt enabled bit 0: sax change detect. this bit will enable the interrupt generated when a change of state is detected in any of the unmasked sax bit positions. the masked or unmasked sax bits are selected by the e1rsaimr register. 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 173 of 276 register name: rscse1, rscse2, rscse3, rscse4 register description: receive-signaling change of state enable registers 1 to 4 register address: 0a8h, 0a9h, 0aah, 0abh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rscse1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rscse2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rscse3 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 rscse4 (e1 mode only) default 0 0 0 0 0 0 0 0 setting any of the ch[1:32] bits in the rs cse1:rscse4 register s will cause rscos ( rls4 .3) to be set when that channels signaling data changes state. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 174 of 276 register name: t1rupcd1 (t1 mode only) register description: receive up code definition register 1 register address: 0ach + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 note: writing this register resets the detectors integration period. bit 7: receive up code definition bit 7 (c7). first bit of the repeating pattern. bit 6: receive up code definition bit 6 (c6). a dont care if a 1-bit length is selected. bit 5: receive up code definition bit 5 (c5). a dont care if a 1- or 2-bit length is selected. bit 4: receive up code definition bit 4 (c4). a dont care if a 1- to 3-bit length is selected. bit 3: receive up code definition bit 3 (c3). a dont care if a 1- to 4-bit length is selected. bit 2: receive up code definition bit 2 (c2). a dont care if a 1- to 5-bit length is selected. bit 1: receive up code definition bit 1 (c1). a dont care if a 1- to 6-bit length is selected. bit 0: receive up code definition bit 0 (c0). a dont care if a 1- to 7-bit length is selected. register name: t1rupcd2 (t1 mode only) register description: receive up code definition register 2 register address: 0adh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 bit 7: receive up code definition bit 7 (c7). a dont care if a 1- to 7-bit length is selected. bit 6: receive up code definition bit 6 (c6). a dont care if a 1- to 7-bit length is selected. bit 5: receive up code definition bit 5 (c5). a dont care if a 1- to 7-bit length is selected. bit 4: receive up code definition bit 4 (c4). a dont care if a 1- to 7-bit length is selected. bit 3: receive up code definition bit 3 (c3). a dont care if a 1- to 7-bit length is selected. bit 2: receive up code definition bit 2 (c2). a dont care if a 1- to 7-bit length is selected. bit 1: receive up code definition bit 1 (c1). a dont care if a 1- to 7-bit length is selected. bit 0: receive up code definition bit 0 (c0). a dont care if a 1- to 7-bit length is selected. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 175 of 276 register name: t1rdncd1 (t1 mode only) register description: receive down code definition register 1 register address: 0aeh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 note: writing this register resets the detectors integration period. bit 7: receive down code definition bit 7 (c7). first bit of the repeating pattern. bit 6: receive down code definition bit 6 (c6). a dont care if a 1-bit length is selected. bit 5: receive down code definition bit 5 (c5). a dont care if a 1- or 2-bit length is selected. bit 4: receive down code definition bit 4 (c4). a dont care if a 1- to 3-bit length is selected. bit 3: receive down code definition bit 3 (c3). a dont care if a 1- to 4-bit length is selected. bit 2: receive down code definition bit 2 (c2). a dont care if a 1- to 5-bit length is selected. bit 1: receive down code definition bit 1 (c1). a dont care if a 1- to 6-bit length is selected. bit 0: receive down code definition bit 0 (c0). a dont care if a 1- to 7-bit length is selected. register name: t1rdncd2 (t1 mode only) register description: receive down code definition register 2 register address: 0afh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 bit 7: receive down code definition bit 7 (c7). a dont care if a 1- to 7-bit length is selected. bit 6: receive down code definition bit 6 (c6). a dont care if a 1- to 7-bit length is selected. bit 5: receive down code definition bit 5 (c5). a dont care if a 1- to 7-bit length is selected. bit 4: receive down code definition bit 4 (c4). a dont care if a 1- to 7-bit length is selected. bit 3: receive down code definition bit 3 (c3). a dont care if a 1- to 7-bit length is selected. bit 2: receive down code definition bit 2 (c2). a dont care if a 1- to 7-bit length is selected. bit 1: receive down code definition bit 1 (c1). a dont care if a 1- to 7-bit length is selected. bit 0: receive down code definition bit 0 (c0). a dont care if a 1- to 7-bit length is selected. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 176 of 276 register name: rrts1 register description: receive real-time status register 1 register address: 0b0h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rrai rais rlos rlof default 0 0 0 0 0 0 0 0 note: all bits in this register are real-time (not latched). bit 3: receive remote alarm indication condition (rrai). set when a remote alarm is received at rtip and rring. bit 2: receive alarm indicat ion signal condition (rais). set when an unframed all-ones code is received at rtip and rring. bit 1: receive loss of signal condition (rlos). set when 192 consecutive zeros have been detected after the b8zs/hdb3 decoder. bit 0: receive loss of frame condition (rlof). set when the ds26528 is not synchronized to the received data stream. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 177 of 276 register name: rrts3 (t1 mode) register description: receive real-time status register 3 register address: 0b2h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lorc lsp ldn lup default 0 0 0 0 0 0 0 0 note: all bits in this register are real-time (not latched). see rrts3 for e1 mode. bit 3: loss of receive clock condition (lorc). set when the rclk pin has not transitioned for one channel time. bit 2: spare code detected condition (lsp). set when the spare code as defined in the t1rscd1 : t1rscd2 registers is being received. bit 1: loop-down code detected condition (ldn). set when the loop-down code as defined in the t1rdncd1 : t1rdncd2 register is being received. bit 0: loop-up code detected condition (lup). set when the loop-up code as defined in the t1rupcd1 : t1rupcd2 register is being received. register name: rrts3 (e1 mode) register description: receive real-time status register 3 register address: 0b2h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lorc v52lnk rdma default 0 0 0 0 0 0 0 0 note: all bits in this register are real-time (not latched). see rrts3 for t1 mode. bit 3: loss of receive clock condition (lorc). set when the rclk pin has not transitioned for one channel time. bit 1: v5.2 link detected condition (v52lnk). set on detection of a v5.2 link identification signal (g.965). bit 0: receive distant mf alarm condition (rdma). set when bit 6 of time slot 16 in frame 0 has been set for two consecutive multiframes. this alarm is not disabled in the ccs signaling mode. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 178 of 276 register name: rrts5 register description: receive real-time status register 5 (hdlc) register address: 0b4h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ps2 ps1 ps0 rhwm rne default 0 0 0 0 0 0 0 0 note: all bits in this register are real time. bits 6 to 4: receive packet status (ps[2:0]) . these are real-time bits indicating the status as of the last read of the receive fifo. ps2 ps1 ps0 packet status 0 0 0 in progress: end of message has not yet been reached. 0 0 1 packet ok: packet ended with correct crc codeword. 0 1 0 crc error: a closing flag was detected, preceded by a corrupt crc codeword. 0 1 1 abort: packet ended because an abort signal was detected (7 or more ones in a row). 1 0 0 overrun: hdlc controller terminated reception of packet because receive fifo is full. bit 1: receive fifo above high watermark condition (rhwm). set when the receive 64-byte fifo fills beyond the high watermark as defined by the receive hdlc fifo control register (rhfc). this is a real-time bit. bit 0: receive fifo not empty condition (rne). set when the receive 64-byte fifo has at least one byte available for a read. this is a real-time bit. register name: rhpba register description: receive hdlc packet bytes available register register address: 0b5h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ms rpba6 rpba5 rpba4 rpba3 rpba2 rpba1 rpba0 default 0 0 0 0 0 0 0 0 bit 7: message status (ms). 0 = bytes indicated by rpba[6:0] are the end of a mess age. host must check the hdlc status register for details. 1 = bytes indicated by rpba[6:0] are the beginning or continuation of a message. the host does not need to check the hdlc status. the ms bit returns to a value of 1 when the rx hdlc fifo is empty. bits 6 to 0: receive fifo packet bytes available count (rpba[6:0]). rpba0 is the lsb. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 179 of 276 register name: rhf register description: receive hdlc fifo register register address: 0b6h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rhd7 rhd6 rhd5 rhd4 rhd3 rhd2 rhd1 rhd0 default 0 0 0 0 0 0 0 0 bit 7: receive hdlc data bit 7 (rhd7). msb of a hdlc packet data byte. bit 6: receive hdlc data bit 6 (rhd6). bit 5: receive hdlc data bit 5 (rhd5). bit 4: receive hdlc data bit 4 (rhd4). bit 3: receive hdlc data bit 3 (rhd3). bit 2: receive hdlc data bit 2 (rhd2). bit 1: receive hdlc data bit 1 (rhd1). bit 0: receive hdlc data bit 0 (rhd0). lsb of a hdlc packet data byte. register name: rbcs1, rbcs2, rbcs3, rbcs4 register description: receive blank channel select registers 1 to 4 register address: 0c0h, 0c1h, 0c2h, 0c3h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rbcs1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rbcs2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rbcs3 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 rbcs4 (e1 mode only) default 0 0 0 0 0 0 0 0 bit 7 to 0: receive blank channel select for channels 1 to 32 (ch[1:32]). 0 = do not blank this channel (channel data is available on rser) 1 = data on rser is forced to all ones for this channel note that when two or more sequential channels are chosen to be blanked, the receive-slip zone select bit should be set to 0. if the blank channels are distributed (such as 1, 5, 9, 13, 17, 21, 25, 29), t he rszs bit can be set to 1, which may provide a lower occurrence of slips in certain applications. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 180 of 276 register name: rcbr1, rcbr2, rcbr3, rcbr4 register description: receive channel blocking registers 1 to 4 register address: 0c4h, 0c5h, 0c6h, 0c7h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rcbr1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rcbr2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rcbr3 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 (f-bit) rcbr4* (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: receive channel blocking c ontrol bits for channels 1 to 32 (ch[1:32]). 0 = force the rchblk pin to remain low during this channel time 1 = force the rchblk pin high during this channel time *note that rcbr4 has two functions: when 2.048mhz backplane mode is selected, this regi ster allows the user to enable the channel blocking signal for any of the 32 possible backplane channels. when 1.544mhz backplane mode is selected, the lsb of this register determi nes whether or not the rchblk signal will pulse high during the f-bit time. in this mode, rcbr4 .1: rcbr4 .7 should be set to 0. rcbr4 .0 = 0, do not pulse rchblk during the f-bit. rcbr4 .0 = 1, pulse rchblk during the f-bit. register name: rsi1, rsi2, rsi3, rsi4 register description: receive-signaling reinsertion enable registers 1 to 4 register address: 0c8h, 0c9h, 0cah, 0cbh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rsi1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rsi2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rsi3 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 rsi4 (e1 mode only) default 0 0 0 0 0 0 0 0 setting any of the ch[1:24] bits in the rsi1:rsi3 register s causes signaling data to be reinserted for the associated channel. rsi4 is used for 2.048mhz backplane operation. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 181 of 276 register name: rgccs1, rgccs2, rgccs3, rgccs4 register description: receive gapped-clock channel select registers 1 to 4 register address: 0cch, 0cdh, 0ceh, 0cfh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rgccs1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rgccs2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rgccs3 ch32 ch31 ch30 ch 29 ch28 ch27 ch26 ch25 (f-bit) rgccs4* (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: receive gapped clock channel select bits for channels 1 to 32 (ch[1:32]). 0 = no clock is present on rchclk during this channel time 1 = force a clock on rchclk during this channel time . the clock will be synchronous with rclk if the elastic store is disabled, and sy nchronous with rsysclk if t he elastic store is enabled. *note that rgccs4 has two functions: when 2.048mhz backplane mode is selected, this regi ster allows the user to enable the gapped clock on rchclk for any of the 32 possible backplane channels. when 1.544mhz backplane mode is selected, the lsb of this register determines w hether or not a clock is generated on rchclk during the f-bit time: rgccs4.0 = 0, do not generat e a clock during the f-bit. rgccs4.0 = 1, generate a clock during the f-bit. in this mode, rgccs4.1:rgccs4.7 should be set to 0. register name: rcice1, rcice2, rcice3, rcice4 register description: receive channel idle code enable registers 1 to 4 register address: 0d0h, 0d1h, 0d2h, 0d3h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rcice1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rcice2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rcice3 name ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 rcice4 (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: receive channel idle code insertion control bits for channels 1 to 32 (ch[1:32]). 0 = do not insert data from the idle co de array into the receive data stream 1 = insert data from the idle code array into the receive data stream downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 182 of 276 register name: rbpcs1, rbpcs2, rbpcs3, rbpcs4 register description: receive bert port channel select registers 1 to 4 register address: 0d4h, 0d5h, 0d6h, 0d7h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 rbpcs1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 rbpcs2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 rbpcs3 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 rbpcs4 (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: bert port channel select receive channels 1 to 32 (ch[1:32]). 0 = do not enable the receive bert clock for the associated channel time, or map the selected channel data out of the receive bert port. 1 = enable the receive bert clock for the associated channel time, and allow mapping of the selected channel data out of the receive bert port. multiple or all channels may be selected simultaneously. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 183 of 276 9.4.2 transmit register definitions register name: thc1 register description: transmit hdlc control register 1 register address: 110h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name nofs teoml thr thms tfs teom tzsd tcrcd default 0 0 0 0 0 0 0 0 bit 7: number of flags select (nofs). 0 = send one flag between consecutive messages 1 = send two flags between consecutive messages bit 6: transmit end of message and loop (teoml). to loop on a message, this bit should be set to a one just before the last data byte of an hdlc packet is written into the transm it fifo. the message will repeat until the user clears this bit or a new message is written to the transmit fifo. if the host clears the bit, the looping message will complete then flags will be transmitted until new message is written to the fifo. if the host terminates the loop by writing a new message to the fifo the loop will term inate, one or two flags will be transmitted and the new message will start. if not disabled via tcrcd, the transmitte r will automatically append a 2-byte crc code to the end of all messages. bit 5: transmit hdlc reset (thr). will reset the transmit hdlc controlle r and flush the transmit fifo. an abort followed by 7eh or ffh flags/idle will be transmitted until a new pa cket is initiated by writing new data into the fifo. this is an acknowledged reset, that is, the host ne ed only to set the bit and the ds26528 will clear it once the reset operation is complete. total time for the reset is less than 250 s. 0 = normal operation 1 = reset transmit hdlc controller and flush the transmit fifo note: this bit will clear automatically if tmmr.int_done has been set. bit 4: transmit hdlc mapping select (thms). 0 = transmit hdlc assigned to channels 1 = transmit hdlc assigned to fdl (t1 mode), sa bits (e1 mode). this mode must be enabled with tcr2 .7. bit 3: transmit flag /idle select (tfs). this bit selects the inter-message fill character after the closing and before the opening flags (7eh). 0 = 7eh 1 = ffh bit 2: transmit end of message (teom). should be set to a one just before the last data byte of an hdlc packet is written into the transmit fifo at thf. if not dis abled via tcrcd, the transmitter will automatically append a 2-byte crc code to the end of the message. bit 1: transmit zero stuffer defeat (tzsd). the zero stuffer function automatically inserts a zero in the message field (between the flags) after five consecutive ones to prevent the emulation of a flag or abort sequence by the data pattern. the receiver automatically removes (destuffs) any zero after five ones in the message field. 0 = enable the zero stuffer (normal operation) 1 = disable the zero stuffer bit 0: transmit crc defeat (tcrcd). a 2-byte crc code is automatically appended to the outbound message. this bit can be used to disable the crc function. 0 = enable crc generation (normal operation) 1 = disable crc generation downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 184 of 276 register name: thbse register description: transmit hdlc bit suppress register register address: 111h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tbse8 tbse7 tbse6 tbse5 tbse4 tbse3 tbse2 tbse1 default 0 0 0 0 0 0 0 0 bit 7: transmit bit 8 suppress (tbse8). msb of the channel. set to one to stop this bit from being used. bit 6: transmit bit 7 suppress (tbse7). set to one to stop this bit from being used. bit 5: transmit bit 6 suppress (tbse6). set to one to stop this bit from being used. bit 4: transmit bit 5 suppress (tbse5). set to one to stop this bit from being used. bit 3: transmit bit 4 suppress (tbse4). set to one to stop this bit from being used. bit 2: transmit bit 3 suppress (tbse3). set to one to stop this bit from being used. bit 1: transmit bit 2 suppress (tbse2). set to one to stop this bit from being used. bit 0: transmit bit 1 suppress (tbse1). lsb of the channel. set to one to stop this bit from being used. register name: thc2 register description: transmit hdlc control register 2 register address: 113h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tabt sboc thcen thcs4 thcs3 thcs2 thcs1 thcs0 tabt thcen thcs4 thcs3 thcs2 thcs1 thcs0 default 0 0 0 0 0 0 0 0 bit 7: transmit abort (tabt). a 0-to-1 transition will cause the fifo contents to be dumped and one feh abort to be sent followed by 7eh or ffh flags/idle until a new packet is initiated by writing new data into the fifo. must be cleared and set again for a subsequent abort to be sent. bit 6: send boc (sboc) (t1 mode only). set = 1 to transmit the boc code placed in bits 0 to 5 of the t1tboc register. bit 5: transmit hdlc cont roller enable (thcen). 0 = transmit hdlc controller is not enabled. 1 = transmit hdlc controller is enabled. bits 4 to 0: transmit hdlc channel select (thcs[4:0]). determines which dso channel will carry the hdlc message if enabled. changes to this value are acknowledged only upon a transmit hdlc controller reset (thr at thc1 .5). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 185 of 276 register name: e1tsacr (e1 mode) register description: e1 transmit sa-bit control register register address: 114h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name siaf sinaf ra sa4 sa5 sa6 sa7 sa8 default 0 0 0 0 0 0 0 0 bit 7: international bit in align frame insertion control bit (siaf). 0 = do not insert data from the tsiaf re gister into the transmit data stream 1 = insert data from the tsiaf regist er into the transmit data stream bit 6: international bit in non-ali gn frame insertion control bit (sinaf). 0 = do not insert data from the tsinaf register into the transmit data stream 1 = insert data from the tsinaf register into the transmit data stream bit 5: remote alarm insertion control bit (ra). 0 = do not insert data from the tra re gister into the transmit data stream 1 = insert data from the tra regist er into the transmit data stream bit 4: additional bit 4 insertion control bit (sa4). 0 = do not insert data from the tsa4 r egister into the transmit data stream 1 = insert data from the tsa4 regist er into the transmit data stream bit 3: additional bit 5 insertion control bit (sa5). 0 = do not insert data from the tsa5 r egister into the transmit data stream 1 = insert data from the tsa5 regist er into the transmit data stream bit 2: additional bit 6 insertion control bit (sa6). 0 = do not insert data from the tsa6 r egister into the transmit data stream 1 = insert data from the tsa6 regist er into the transmit data stream bit 1: additional bit 7 insertion control bit (sa7). 0 = do not insert data from the tsa7 r egister into the transmit data stream 1 = insert data from the tsa7 regist er into the transmit data stream bit 0: additional bit 8 insertion control bit (sa8). 0 = do not insert data from the tsa8 r egister into the transmit data stream 1 = insert data from the tsa8 regist er into the transmit data stream downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 186 of 276 register name: ssie1, ssie2, ssie3, ssie4 register description: software-signaling insertion enable registers 1 to 4 register address: 118h, 119h, 11ah, 11bh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 ssie1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 ssie2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 ssie3 name ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 ssie4 (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: software signaling insertion enable for channels 1 to 32 (ch[1:32]). these bits determine which channels are to have signaling inserted fo rm the transmit-signaling registers. 0 = do not source signaling data from the ts registers for this channel 1 = source signaling data from the ts registers for this channel register name: tidr1 to tidr32 register description: transmit idle code definition registers 1 to 32 register address: 120h to 13fh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 bits 7 to 0: per-channel idle code bits (c[7:0]). c0 is the lsb of the code (this bi t is transmitted last). address 120h is for channel 1, address 13fh is for channel 32. tidr1:tidr24 are t1 mode. tidr25:tidr32 are e1 mode. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 187 of 276 register name: ts1 to ts16 register description: transmit-signaling registers 1 to 16 register address: 140h to 14fh + (200h x n): where n = 0 to 7, for ports 1 to 8 t1 mode: bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name ch1-a ch1-b ch1-c ch1-d ch13-a ch13-b ch13-c ch13-d ts1 ch2-a ch2-b ch2-c ch2-d ch14-a ch14-b ch14-c ch14-d ts2 ch3-a ch3-b ch3-c ch3-d ch15-a ch15-b ch15-c ch15-d ts3 ch4-a ch4-b ch4-c ch4-d ch16-a ch16-b ch16-c ch16-d ts4 ch5-a ch5-b ch5-c ch5-d ch17-a ch17-b ch17-c ch17-d ts5 ch6-a ch6-b ch6-c ch6-d ch18-a ch18-b ch18-c ch18-d ts6 ch7-a ch7-b ch7-c ch7-d ch19-a ch19-b ch19-c ch19-d ts7 ch8-a ch8-b ch8-c ch8-d ch20-a ch20-b ch20-c ch20-d ts8 ch9-a ch9-b ch9-c ch9-d ch21-a ch21-b ch21-c ch21-d ts9 ch10-a ch10-b ch10- c ch10-d ch22-a ch22-b ch22-c ch22-d ts10 ch11-a ch11-b ch11- c ch11-d ch23-a ch23-b ch23-c ch23-d ts11 ch12-a ch12-b ch12- c ch12-d ch24-a ch24-b ch24-c ch24-d ts12 note: in d4 framing mode, the c and d bits are not used. e1 mode: bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name 0 0 0 0 x y x x ts1 ch1-a ch1-b ch1-c ch1-d ch16-a ch16-b ch16-c ch16-d ts2 ch2-a ch2-b ch2-c ch2-d ch17-a ch17-b ch17-c ch17-d ts3 ch3-a ch3-b ch3-c ch3-d ch18-a ch18-b ch18-c ch18-d ts4 ch4-a ch4-b ch4-c ch4-d ch19-a ch19-b ch19-c ch19-d ts5 ch5-a ch5-b ch5-c ch5-d ch20-a ch20-b ch20-c ch20-d ts6 ch6-a ch6-b ch6-c ch6-d ch21-a ch21-b ch21-c ch21-d ts7 ch7-a ch7-b ch7-c ch7-d ch22-a ch22-b ch22-c ch22-d ts8 ch8-a ch8-b ch8-c ch8-d ch23-a ch23-b ch23-c ch23-d ts9 ch9-a ch9-b ch9-c ch9-d ch24-a ch24-b ch24-c ch24-d ts10 ch10-a ch10-b ch10- c ch10-d ch25-a ch25-b ch25-c ch25-d ts11 ch11-a ch11-b ch11- c ch11-d ch26-a ch26-b ch26-c ch26-d ts12 ch12-a ch12-b ch12- c ch12-d ch27-a ch27-b ch27-c ch27-d ts13 ch13-a ch13-b ch13- c ch13-d ch28-a ch28-b ch28-c ch28-d ts14 ch14-a ch14-b ch14- c ch14-d ch29-a ch29-b ch29-c ch29-d ts15 ch15-a ch15-b ch15- c ch15-d ch30-a ch30-b ch30-c ch30-d ts16 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 188 of 276 register name: tcice1, tcice2, tcice3, tcice4 register description: transmit channel idle code enable registers 1 to 4 register address: 150h, 151h, 152h, 153h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tcice1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tcice2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tcice3 ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 tcice4 (e1 mode only) default 0 0 0 0 0 0 0 0 the transmit channel idle code enable registers (tci ce1:tcice4) are used to determine which of the 24 t1 channels (or 32 e1 channels) from the backplane should be ov erwritten with the code placed in the transmit idle code definition register ( tidr1 :tidr32). bits 7 to 0: transmit channels 1 to 32 code insertion control bits (ch[1:32]). 0 = do not insert data from the idle co de array into the transmit data stream 1 = insert data from the idle code array into the transmit data stream downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 189 of 276 register name: tfrid register description: transmit firmware revision id register register address: 161h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name fr7 fr6 fr5 fr4 fr3 fr2 fr1 fr0 default 0 0 0 0 0 0 0 0 bits 7 to 0: firmware revision (fr[7:0]). this read-only register reports the transmitter firmware revision. register name: t1tfdl (t1 mode) register description: transmit fdl register register address: 162h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tfdl7 tfdl6 tfdl5 tfdl4 tfdl3 tfdl2 tfdl1 tfdl0 default 0 0 0 0 0 0 0 0 note: also used to insert fs framing pattern in d4 framing mode. the transmit fdl register (t1tfdl) co ntains the facility data link (fdl) in formation that is to be inserted on a byte basis into the outgoing t1 data stream. the lsb is transmitted first. in d4 mode, only the lower six bits are used. bit 7: transmit fdl bit 7 (tfdl7). msb of the transmit fdl code. bit 6: transmit fdl bit 6 (tfdl6). bit 5: transmit fdl bit 5 (tfdl5). bit 4: transmit fdl bit 4 (tfdl4). bit 3: transmit fdl bit 3 (tfdl3). bit 2: transmit fdl bit 2 (tfdl2). bit 1: transmit fdl bit 1 (tfdl1). bit 0: transmit fdl bit 0 (tfdl0). lsb of the transmit fdl code. register name: t1tboc (t1 mode only) register description: transmit boc register register address: 163h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tboc5 tboc4 tboc3 tboc2 tboc1 tboc0 default 0 0 0 0 0 0 0 0 bit 5: transmit boc bit 5 (tboc5). msb of the transmit boc code. bit 4: transmit boc bit 4 (tboc4). bit 3: transmit boc bit 3 (tboc3). bit 2: transmit boc bit 2 (tboc2). bit 1: transmit boc bit 1 (tboc1). bit 0: transmit boc bit 0 (tboc0). lsb of the transmit boc code. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 190 of 276 register name: t1tslc1, t1tslc2, t1tslc3 (t1 mode) register description: transmit slc-96 data link registers 1 to 3 register address: 164h, 165h, 166h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) name c8 c7 c6 c5 c4 c3 c2 c1 t1tslc1 m2 m1 s=0 s=1 s=0 c11 c10 c9 t1tslc2 s=1 s4 s3 s2 s1 a2 a1 m3 t1tslc3 default 0 0 0 0 0 0 0 0 note: see e1taf , e1tnaf , and e1tsiaf for e1 modes. register name: e1taf (e1 mode) register description: transmit align frame register register address: 164h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name si 0 0 1 1 0 1 1 default 0 0 0 1 1 0 1 1 bit 7: international bit (si). bit 6: frame alignment signal bit (0). bit 5: frame alignment signal bit (0). bit 4: frame alignment signal bit (1). bit 3: frame alignment signal bit (1). bit 2: frame alignment signal bit (0). bit 1: frame alignment signal bit (1). bit 0: frame alignment signal bit (1). register name: e1tnaf (e1 mode) register description: transmit non-align frame register register address: 165h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name si 1 a sa4 sa5 sa6 sa7 sa8 default 0 1 0 0 0 0 0 0 bit 7: international bit (si). bit 6: frame non-alignment signal bit (1). bit 5: remote alarm (used to transmit the alarm) (a). bit 4: additional bit 4 (sa4). bit 3: additional bit 5 (sa5). bit 2: additional bit 6 (sa6). bit 1: additional bit 7 (sa7). bit 0: additional bit 8 (sa8). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 191 of 276 register name: e1tsiaf (e1 mode) register description: transmit si bits of the align frame register register address: 166h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsif14 tsif12 tsif10 tsif8 tsif6 tsif4 tsif2 tsif0 default 0 0 0 0 0 0 0 0 bit 7: si bit of frame 14 (tsif14). bit 6: si bit of frame 12 (tsif12). bit 5: si bit of frame 10 (tsif10). bit 4: si bit of frame 8 (tsif8). bit 3: si bit of frame 6 (tsif6). bit 2: si bit of frame 4 (tsif4). bit 1: si bit of frame 2 (tsif2). bit 0: si bit of frame 0 (tsif0). register name: e1tsinaf (e1 mode only) register description: transmit si bits of the non-align frame register register address: 167h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsif15 tsif13 tsif11 tsif9 tsif7 tsif5 tsif3 tsif1 default 0 0 0 0 0 0 0 0 bit 7: si bit of frame 15 (tsif15). bit 6: si bit of frame 13 (tsif13). bit 5: si bit of frame 11 (tsif11). bit 4: si bit of frame 9 (tsif9). bit 3: si bit of frame 7 (tsif7). bit 2: si bit of frame 5 (tsif5). bit 1: si bit of frame 3 (tsif3). bit 0: si bit of frame 1 (tsif1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 192 of 276 register name: e1tra (e1 mode only) register description: transmit remote alarm register register address: 168h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name traf15 traf13 traf11 traf9 traf7 traf5 traf3 traf1 default 0 0 0 0 0 0 0 0 bit 7: remote alarm bit of frame 15 (traf15). bit 6: remote alarm bit of frame 13 (traf13). bit 5: remote alarm bit of frame 11 (traf11). bit 4: remote alarm bit of frame 9 (traf9). bit 3: remote alarm bit of frame 7 (traf7). bit 2: remote alarm bit of frame 5 (traf5). bit 1: remote alarm bit of frame 3 (traf3). bit 0: remote alarm bit of frame 1 (traf1). register name: e1tsa4 (e1 mode only) register description: transmit sa4 bits register register address: 169h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsa4f15 tsa4f13 tsa4f11 tsa4f 9 tsa4f7 tsa4f5 tsa4f3 tsa4f1 default 0 0 0 0 0 0 0 0 bit 7: sa4 bit of frame 15 (tsa4f15). bit 6: sa4 bit of frame 13 (tsa4f13). bit 5: sa4 bit of frame 11 (tsa4f11). bit 4: sa4 bit of frame 9 (tsa4f9). bit 3: sa4 bit of frame 7 (tsa4f7). bit 2: sa4 bit of frame 5 (tsa4f5). bit 1: sa4 bit of frame 3 (tsa4f3). bit 0: sa4 bit of frame 1 (tsa4f1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 193 of 276 register name: e1tsa5 (e1 mode only) register description: transmit sa5 bits register register address: 16ah + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsa5f15 tsa5f13 tsa5f11 tsa5f 9 tsa5f7 tsa5f5 tsa5f3 tsa5f1 default 0 0 0 0 0 0 0 0 bit 7: sa5 bit of frame 15 (tsa5f15). bit 6: sa5 bit of frame 13 (tsa5f13). bit 5: sa5 bit of frame 11 (tsa5f11). bit 4: sa5 bit of frame 9 (tsa5f9). bit 3: sa5 bit of frame 7 (tsa5f7). bit 2: sa5 bit of frame 5 (tsa5f5). bit 1: sa5 bit of frame 3 (tsa5f3). bit 0: sa5 bit of frame 1 (tsa5f1). register name: e1tsa6 (e1 mode) register description: transmit sa6 bits register register address: 16bh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsa6f15 tsa6f13 tsa6f11 tsa6f 9 tsa6f7 tsa6f5 tsa6f3 tsa6f1 default 0 0 0 0 0 0 0 0 bit 7: sa6 bit of frame 15 (tsa6f15). bit 6: sa6 bit of frame 13 (tsa6f13). bit 5: sa6 bit of frame 11 (tsa6f11). bit 4: sa6 bit of frame 9 (tsa6f9). bit 3: sa6 bit of frame 7 (tsa6f7). bit 2: sa6 bit of frame 5 (tsa6f5). bit 1: sa6 bit of frame 3 (tsa6f3). bit 0: sa6 bit of frame 1 (tsa6f1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 194 of 276 register name: e1tsa7 (e1 mode only) register description: transmit sa7 bits register register address: 16ch + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsa7f15 tsa7f13 tsa7f11 tsa7f 9 tsa7f7 tsa7f5 tsa7f3 tsa7f1 default 0 0 0 0 0 0 0 0 bit 7: sa7 bit of frame 15 (tsa7f15). bit 6: sa7 bit of frame 13 (tsa7f13). bit 5: sa7 bit of frame 11 (tsa7f11). bit 4: sa7 bit of frame 9 (tsa7f9). bit 3: sa7 bit of frame 7 (tsa7f7). bit 2: sa7 bit of frame 5 (tsa7f5). bit 1: sa7 bit of frame 3 (tsa7f3). bit 0: sa7 bit of frame 1 (tsa7f1). register name: e1tsa8 (e1 mode only) register description: transmit sa8 bits register register address: 16dh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsa8f15 tsa8f13 tsa8f11 tsa8f 9 tsa8f7 tsa8f5 tsa8f3 tsa8f1 default 0 0 0 0 0 0 0 0 bit 7: sa8 bit of frame 15 (tsa8f15). bit 6: sa8 bit of frame 13 (tsa8f13). bit 5: sa8 bit of frame 11 (tsa8f11). bit 4: sa8 bit of frame 9 (tsa8f9). bit 3: sa8 bit of frame 7 (tsa8f7). bit 2: sa8 bit of frame 5 (tsa8f5). bit 1: sa8 bit of frame 3 (tsa8f3). bit 0: sa8 bit of frame 1 (tsa8f1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 195 of 276 register name: tmmr register description: transmit master mode register register address: 180h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name frm_en init_done sftrst t1/e1 default 0 0 0 0 0 0 0 0 bit 7: framer enable (frm_en). this bit must be set to the desired state before writing init_done. 0 = framer disabledheld in low-power state 1 = framer enabledall features active bit 6: initialization done (init_done). the user must set this bit once he has written the configur ation registers. the host is required to write or clea r all device registers prior to setting this bit. once init_done is set, the ds26528 will check the frm_en bit and, if enabled will begin operation based on the initial configuration. bit 1: soft reset (sftrst). level sensitive-soft reset. should be tak en high then low to reset the transceiver. 0 = normal operation 1 = reset the transceiver bit 0: transmitter t1/e1 mode select (t1/e1). sets operating mode for transmitter only! this bit must be written with the desired value prior to setting init_done. 0 = t1 operation 1 = e1 operation downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 196 of 276 register name: tcr1 (t1 mode) register description: transmit control register 1 register address: 181h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tjc tfpt tcpt tsse gb7s tb8zs tais trai default 0 0 0 0 0 0 0 0 note: see tcr1 for e1 mode. bit 7: transmit japanese crc-6 enable (tjc). 0 = use ansi/at&t:itu-t crc-6 calculation (normal operation) 1 = use japanese standard jt-g704 crc-6 calculation bit 6: transmit f-bit pass through (tfpt). 0 = f-bits sourced internally 1 = f-bits sampled at tser (tfdls ( tcr2 .7) must be programmed to 0.) bit 5: transmit crc pass through (tcpt). 0 = source crc-6 bits internally 1 = crc-6 bits sampled at tser during f-bit time bit 4: transmit software-signaling enable (tsse). this function is enabled by tb7zs ( tcr2 .0). 0 = do not source signaling data from the tsx regist ers regardless of the ssiex registers. the ssiex registers still define which channels are to have b7 stuffing performed. 1 = source signaling data as enabl ed by the ssiex registers. bit 3: global bit 7 stuffing (gb7s). this function is enabled by tb7zs ( tcr2 .0). 0 = allow the ssiex registers to determine which c hannels containing all zeros are to be bit 7 stuffed 1 = force bit 7 stuffing in all zero-byte channels of that port, regardless of how the ssiex registers are programmed bit 2: transmit b8zs enable (tb8zs). 0 = b8zs disabled 1 = b8zs enabled bit 1: transmit alarm indication signal (tais). 0 = transmit data normally 1 = transmit an unframed all-ones code at tpos and tneg bit 0: transmit remote alarm indication (trai). 0 = do not transmit remote alarm 1 = transmit remote alarm downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 197 of 276 register name: tcr1 (e1 mode) register description: transmit control register 1 register address: 181h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ttpt t16s tg802 tsis tsa1 thdb3 tais tcrc4 default 0 0 0 0 0 0 0 0 note: see tcr1 for t1 mode. bit 7: transmit time slot 0 pass through (ttpt). 0 = fas bits/sa bits/remote alarm sourced internally from the e1taf and e1tnaf registers 1 = fas bits/sa bits/remote alarm sourced from tser bit 6: transmit time slot 16 data select (t16s). see section 8.9.4 on software signaling. 0 = time slot 16 determined by the ssiex and thscs1 : thscs4 registers 1 = source time slot 16 from ts1 :ts16 registers bit 5: transmit g.802 enable (tg802). see section 10.4 . 0 = do not force tchblk high during bit 1 of time slot 26 1 = force tchblk high during bit 1 of time slot 26 bit 4: transmit internat ional bit select (tsis). 0 = sample si bits at tser pin 1 = source si bits from e1taf and e1tnaf registers (in this mode, tcr1.7 must be set to 0) bit 3: transmit-signaling all ones (tsa1). 0 = normal operation 1 = force time slot 16 in every frame to all ones bit 2: transmit hdb3 enable (thdb3). 0 = hdb3 disabled 1 = hdb3 enabled bit 1: transmit ais (tais). 0 = transmit data normally 1 = transmit an unframed all-ones code at tpos and tneg bit 0: transmit crc-4 enable (tcrc4). 0 = crc-4 disabled 1 = crc-4 enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 198 of 276 register name: tcr2 (t1 mode) register description: transmit control register 2 register address: 182h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tfdls tslc96 fbct2 fbct1 td4rm pde tb7zs default 0 0 0 0 0 0 0 0 note: see tcr2 for e1 mode. bit 7: tfdl register select (tfdls). 0 = source fdl or fs bits from the internal tfd l register or the slc-96 data formatter (tcr2.6) 1 = source fdl or fs bits from the internal hdlc controller bit 6: transmit slc-96 (tslc96). set this bit to a one in slc-96 framing applications. must be set to source the slc-96 alignment pattern and data from the t1tslc1 : t1tslc3 registers. see section 8.9.4.4 for details. 0 = slc-96 insertion disabled 1 = slc-96 insertion enabled bit 4: f-bit corruption type 2 (fbct2). setting this bit high enables the corr uption of one ft (d4 framing mode) or fps (esf framing mode) bit in every 128 ft or fps bits as long as the bit remains set. bit 3: f-bit corruption type 1 (fbct1). a low-to-high transition of this bit causes the next three consecutive ft (d4 framing mode) or fps (esf framing mode) bits to be corrupted causing the remote end to experience a loss of synchronization. bit 2: transmit d4 rai select (td4rm). 0 = zeros in bit 2 of all channels 1 = a one in the s-bit position of frame 12 bit 1: pulse density enforcer enable (pde). the framer always examines both the transmit and receive data streams for violations of the following rules which are r equired by ansi t1.403: no more than 15 consecutive zeros and at least n ones in each and every time window of 8 x (n +1) bits where n = 1 through 23. violations for the transmit and receive data streams are reported in the tls1 .3 and rls2 .7 bits, respectively. when this bit is set to one, the ds26528 will force the transmitted stream to meet this requirement no matter the content of the transmitted stream. when running b8zs, this bit should be set to zero since b8zs-encoded data streams cannot violate the pulse density requirements. 0 = disable transmit pulse density enforcer 1 = enable transmit pulse density enforcer bit 0: transmit-side bit 7 zero-suppression enable (tb7zs). 0 = no stuffing occurs 1 = force bit 7 to a one as determined by the gb7s bit at tcr1 .3 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 199 of 276 register name: tcr2 (e1 mode) register description: transmit control register 2 register address: 182h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name aebe aais ara sa4s sa5s sa6s sa7s sa8s default 0 0 0 0 0 0 0 0 note: see tcr2 for t1 mode. bit 7: automatic e-bit enable (aebe). 0 = e-bits not automatically set in the transmit direction 1 = e-bits automatically set in the transmit direction bit 6: automatic ais generation (aais). 0 = disabled 1 = enabled bit 5: automatic remote alarm generation (ara). 0 = disabled 1 = enabled bit 4: sa4 bit select (sa4s). set to one to source the sa4 bit; set to zero to not source the sa4 bit. bit 3: sa5 bit select (sa5s). set to one to source the sa5 bit; set to zero to not source the sa5 bit. bit 2: sa6 bit select (sa6s). set to one to source the sa6 bit; set to zero to not source the sa6 bit bit 1: sa7 bit select (sa7s). set to one to source the sa7 bit; set to zero to not source the sa7 bit. bit 0: sa8 bit select (sa8s). set to one to source the sa8 bit; set to zero to not source the sa8 bit. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 200 of 276 register name: tcr3 register description: transmit control register 3 register address: 183h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name odf odm tcss1 tcss0 mfrs tfm ibpv tloop odf odm tcss1 tcss0 mfrs ibpv crc4r default 0 0 0 0 0 0 0 0 bit 7: output data format (odf). 0 = bipolar data at ttip and tring 1 = nrz data at ttip; tring = 0 bit 6: output data mode (odm). 0 = pulses at ttip and tring are one full tclk period wide 1 = pulses at ttip and tring are 1/2 tclk period wide bits 5 and 4: transmit clock sour ce select 1 and 0 (tcss[1:0]). tcss1 tcss0 transmit clock source 0 0 the tclk pin is always the source of transmit clock. 0 1 switch to the clock present at rclk when the sig nal at the tclk pin fails to transition after one channel time. 1 0 reserved 1 1 use the signal present at rclk as the transmit clock. the tclk pin is ignored. bit 3: multiframe reference select (mfrs). this bit selects the source for the transmit formatter multiframe boundary. 0 = normal operation. transmit multiframe boundary is determined by line-si de counters referenced to tsync when tsync is an input. free-running when tsync is an output. 1 = pass-forward operation. transmit multiframe bo undary determined by system-side counters referenced to tssyncio (input mode 3), which is then passed fo rward to the line-side clock domain. this mode can only be used when the transmit elastic store is enabled with a synchronous backplane (i.e., no frame slips allowed). this mode must be used to allow transmit ha rdware-signaling insertion while the transmit elastic store is enabled. bit 2: transmit frame mode select (tfm) (t1 mode only). 0 = esf framing mode 1 = d4 framing mode bit 1: insert bpv (ibpv). a 0-to-1 transition on this bit will cause a singl e bipolar violation (bpv) to be inserted into the transmit data stream. once this bit has been toggled from 0 to 1, the device waits for the next occurrence of three consecutive ones to insert t he bpv. this bit must be cleared and set again for a subsequent error to be inserted. bit 0 (t1 mode): transmit loop code enable (tloop). see section 8.9.15 for details. 0 = transmit data normally 1 = replace normal transmitted data with repeating code as defined in registers t1tcd1 and t1tcd2 bit 0 (e1 mode): crc- 4 recalculate (crc4r). 0 = transmit crc-4 generation and in sertion operates in normal mode 1 = transmit crc-4 generation ope rates according to g.706 intermediate path recalculation method downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 201 of 276 register name: tiocr register description: transmit i/o configuration register register address: 184h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tclkinv tsyncinv tssyncinv tsclkm tssm tsio tsdw tsm tclkinv tsyncinv tssyncinv tsclkm tssm tsio tsm default 0 0 0 0 0 0 0 0 bit 7: tclk invert (tclkinv). 0 = no inversion 1 = invert bit 6: tsync invert (tsyncinv). 0 = no inversion 1 = invert bit 5: tssyncio invert (tssyncinv) (input mode only). 0 = no inversion 1 = invert bit 4: tsysclk mode select (tsclkm). 0 = if tsysclk is 1.544mhz 1 = if tsysclk is 2.048/4.096/8.19 2mhz or ibo enabled (see section 8.8.2 for details on ibo function) bit 3: tssyncio mode select (tssm). selects frame or multiframe mode for the tssyncio pin. 0 = frame mode 1 = multiframe mode bit 2: tsync i/o select (tsio). 0 = tsync is an input 1 = tsync is an output bit 1: tsync double-wide (tsdw) (t1 mode only). ( note: this bit must be set to zero when tsm = 1 or when tsio = 0.) 0 = do not pulse double-wide in signaling frames 1 = do pulse double-wide in signaling frames bit 0: tsync mode select (tsm). selects frame or multiframe mode for the tsync pin. 0 = frame mode 1 = multiframe mode downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 202 of 276 register name: tescr register description: transmit elastic store control register register address: 185h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tdatfmt tgclken tszs tesalgn tesr tesmdm tese default 0 0 0 0 0 0 0 0 note: bits 7 and 6 are used for fractional backplane support. see section 8.8.5 . bit 7: transmit channel data format (tdatfmt). 0 = 64kbps (data contained in all 8 bits) 1 = 56kbps (data contained in 7 out of the 8 bits) bit 6: transmit gapped-clock enable (tgclken). 0 = tchclk functions normally 1 = enable gapped bit clock output on tchclk bit 4: transmit slip zone select (tszs). this bit determines the minimum distance allowed between the elastic store read and write pointers before forcing a controlled slip . this bit is only applies during t1-to-e1 or e1-to-t1 conversion applications. 0 = force a slip at 9 bytes or less of separation (used for clustered blank channels) 1 = force a slip at 2 bytes or less of se paration (used for distributed blank channels) bit 3: transmit elastic store align (tesalgn). setting this bit from 0 to 1 will force the transmit elastic stores write/read pointers to a minimum separation of half a fram e. no action will be taken if the pointer separation is already greater or equal to half a frame. if pointer separation is less than half a frame, the command will be executed and the data will be disrupted. should be toggled after tsysclk has been ap plied and is stable. must be cleared and set again for a subsequent align. bit 2: transmit elastic store reset (tesr). setting this bit from 0 to 1 will force the read pointer into the same frame that the write pointer is exiting, minimizing the delay through the elastic store. if this command should place the pointers within the slip zone (see bit 4), then an i mmediate slip will occur and the pointers will move back to opposite frames. should be toggled after tsysclk has been applied and is stable. do not leave this bit set high. bit 1: transmit elastic stor e minimum-delay mode (tesmdm). 0 = elastic stores operate at full two-frame depth 1 = elastic stores operate at 32-bit depth bit 0: transmit elastic store enable (tese). 0 = elastic store is bypassed 1 = elastic store is enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 203 of 276 register name: tcr4 (t1 mode only) register description: transmit control register 4 register address: 186h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name traim taism tc1 tc0 default 0 0 0 0 0 0 0 0 bits 3: transmit rai mode (traim). determines the pattern sent when trai ( tcr1 .0) is activated in esf frame mode only. 0 = transmit normal rai upon activation with tcr1 .0 1 = transmit rai-ci (t1.403) upon activation with tcr1 .0 bits 2: transmit ais mode (taism). determines the pattern sent when tais ( tcr1 .1) is activated. 0 = transmit normal ais (unframed all ones) upon activation with tcr1 .1 1 = transmit ais-ci (t1.403) upon activation with tcr1 .1 bits 1 and 0: transmit code le ngth definition bits (tc[1:0]). tc1 tc0 length selected (bits) 0 0 5 0 1 6 : 3 1 0 7 1 1 16 : 8 : 4 : 2 : 1 register name: thfc register description: transmit hdlc fifo control register register address: 187h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tflwm1 tflwm2 default 0 0 0 0 0 0 0 0 bits 1 and 0: transmit hdlc fifo low watermark select (tflwm[1:2]). tflwm1 tflwm2 transmit fifo watermark (bytes) 0 0 4 0 1 16 1 0 32 1 1 48 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 204 of 276 register name: tiboc register description: transmit interleave bus operation control register register address: 188h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ibs1 ibs0 ibosel iboen da2 da1 da0 default 0 0 0 0 0 0 0 0 bits 6 and 5: ibo bus size (ibs[1:0]). indicates how many devices are on the bus. ibs1 ibs0 bus size 0 0 2 devices on bus 0 1 4 devices on bus 1 0 8 devices on bus 1 1 reserved for future use bit 4: interleave bus operation select (ibosel). this bit selects channel or frame interleave mode. 0 = channel interleave 1 = frame interleave bit 3: interleave bus operation enable (iboen). 0 = interleave bus operation disabled 1 = interleave bus operation enabled bits 2 to 0: device assignment bits (da[2:0]). da2 da1 da0 device position 0 0 0 1st device on bus 0 0 1 2nd device on bus 0 1 0 3rd device on bus 0 1 1 4th device on bus 1 0 0 5th device on bus 1 0 1 6th device on bus 1 1 0 7th device on bus 1 1 1 8th device on bus register name: tds0sel register description: transmit ds0 channel monitor select register register address: 189h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tcm4 tcm3 tcm2 tcm1 tcm0 default 0 0 0 0 0 0 0 0 bits 4 to 0: transmit channel monitor bits (tcm[4:0]). tcm0 is the lsb of a 5-bit channel select that determines which transmit channel data will appear in the tds0m register. channels 1 to 32 are represented by a 5-bit bcd code from 0 to 31. tcm[4:0] = all zeros selects channel 1, tcm[4:0] = 11111 selects channel 32. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 205 of 276 register name: txpc register description: transmit expansion port control register register address: 18ah + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tbpdir tbpfus tbpen default 0 0 0 0 0 0 0 0 bit 2: transmit bert port direction control (tbpdir). 0 = normal (line) operation. transmit bert port sources data into the transmit path. 1 = system (backplane) operation. transmit bert port sources data into the receive path (rdata). in this mode the data out of the transmit bert is muxed into the receive path at rdata (the line side of the elastic store). bit 1: transmit bert port framed/unframed select (tbpfus). 0 = the transmit bert will not clock data into the f-bit position (framed) 1 = the transmit bert will clock data into the f-bit position (unframed) bit 0: transmit bert port enable (tbpen). 0 = transmit bert port is not active 1 = transmit bert port is active downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 206 of 276 register name: tbpbs register description: transmit bert port bit suppress register register address: 18bh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bpbse8 bpbse7 bpbse6 bpbse5 bpbse4 bpbse3 bpbse2 bpbse1 default 0 0 0 0 0 0 0 0 bit 7: transmit channel bit 8 suppress (bpbse8). msb of the channel. set to one to stop this bit from being used. bit 6: transmit channel bit 7 suppress (bpbse7). set to one to stop this bit from being used. bit 5: transmit channel bit 6 suppress (bpbse6). set to one to stop this bit from being used. bit 4: transmit channel bit 5 suppress (bpbse5). set to one to stop this bit from being used. bit 3: transmit channel bit 4 suppress (bpbse4). set to one to stop this bit from being used. bit 2: transmit channel bit 3 suppress (bpbse3). set to one to stop this bit from being used. bit 1: transmit channel bit 2 suppress (bpbse2). set to one to stop this bit from being used. bit 0: transmit channel bit 1 suppress (bpbse1). lsb of the channel. set to one to stop this bit from being used. register name: tsyncc register description: transmit synchronizer control register register address: 18eh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tsen synce resync crc4 tsen synce resync default 0 0 0 0 0 0 0 0 bit 3: crc-4 enable (crc4) (e1 mode only). 0 = do not search for the crc-4 multiframe word 1 = search for the crc-4 multiframe word bit 2: transmit synchronizer enable (tsen). 0 = transmit synchronizer disabled 1 = transmit synchronizer enabled bit 1: sync enable (synce). 0 = auto resync enabled 1 = auto resync disabled bit 0: resynchronize (resync). when toggled from low to high, a resync hronization of the transmit-side framer is initiated. must be cleared and set again for a subsequent resync. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 207 of 276 register name: tls1 register description: transmit latched status register 1 register address: 190h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tesf tesem tslip tslc96 tpdv tmf lotcc lotc tesf tesem tslip taf tmf lotcc lotc default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can cause interrupts. bit 7: transmit elastic store full event (tesf). set when the transmit elastic store buffer fills and a frame is deleted. bit 6: transmit elastic store empty event (tesem). set when the transmit elastic store buffer empties and a frame is repeated. bit 5: transmit elastic store slip occurrence event (tslip). set when the transmit elastic store has either repeated or deleted a frame. bit 4: transmit slc-96 multiframe event (tslc96) (t1 mode only). when enabled by tcr2 .6, this bit will set once per slc-96 multiframe (72 frames) to alert the host that new data may be written to the t1tslc1 : t1tslc3 registers. see section 8.9.4.4 for more information. bit 3 (t1 mode): transmit pulse density violation event (tpdv). set when the transmit data stream does not meet the ansi t1.403 requirements for pulse density. bit 3 (e1 mode): transmit align frame event (taf). set every 250 s to alert the host that the e1taf and e1tnaf registers need to be updated. bit 2: transmit multiframe event (tmf). in t1 mode, this bit is set every 1.5ms on d4 mf boundaries or every 3ms on esf mf boundaries. in e1 operation, this but is set every 2ms (regardless if crc- 4 is enabled) on transmit multiframe boundaries. used to alert the host that signaling data needs to be updated. bit 1: loss of transmit cl ock condition clear (lotcc). set when the lotc condition has cleared (a clock has been sensed at the tclk pin). bit 0: loss of transmit clock condition (lotc). set when the tclk pin has not transitioned for approximately 3 clock periods. will force the lotc bit high if enabled. this bit can be cleared by the host even if the condition is still present. lotc will remain high while the condition exis ts, even if the host has cleared the status bit. if enabled by tim1 .0, the intb pin will transition low when this bit is set, and transition high when this bit is cleared (if no other unmasked interrupt conditions exist). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 208 of 276 register name: tls2 register description: transmit latched status register 2 (hdlc) register address: 191h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tfdle tudr tmend tlwms tnfs tudr tmend tlwms tnfs default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. bit 4: transmit fdl register empty (tfdle) (t1 mode only). set when the tfdl register has shifted out all 8 bits. useful if the user wants to manually use the tfdl register to send messages, instead of using the hdlc or boc controller circuits. bit 3: transmit fifo underrun event (tudr). set when the transmit fifo empt ies out without having seen the tmend bit set. an abort is automatically sent. bit 2: transmit message end event (tmend). set when the transmit hdlc controller has finished sending a message. bit 1: transmit fifo below low watermark set condition (tlwms). set when the transmit 64-byte fifo empties beyond the low watermark as defined by the tran smit low watermark bit (tlwm), rising edge detect of tlwm. bit 0: transmit fifo not full set condition (tnfs). set when the transmit 64-byte fifo has at least one empty byte available for write. rising edge detect of tnf. indicates change of state from full to not full. register name: tls3 register description: transmit latched status register 3 (synchronizer) register address: 192h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lof lofd default 0 0 0 0 0 0 0 0 note: some bits in this register are latched and can create interrupts. bit 1: loss of frame (lof). a real-time bit that indicates that the tr ansmit synchronizer is searching for the sync pattern in the incoming data stream. bit 0: loss of frame synchronization detect (lofd). this latched bit is set when the transmit synchronizer is searching for the sync pattern in the incoming data stream. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 209 of 276 register name: tiir register description: transmit interrupt information register register address: 19fh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tls3 tls2 tls1 default 0 0 0 0 0 0 0 0 the transmit interrupt information register provides an indication of which status registers are generating an interrupt. when an interrupt occurs, the host can read tiir to quickly identify which of t he transmit status registers are causing the interrupt(s). these are r eal-time registers in that the bits w ill clear once the appropriate interrupt has been serviced and cleared. bit 2: transmit latched status register 3 interrupt status (tls3). 0 = no interrupt pending 1 = interrupt pending bit 1: transmit latched status register 2 interrupt status (tls2). 0 = no interrupt pending 1 = interrupt pending bit 0: transmit latched status register 1 interrupt status (tls1). 0 = no interrupt pending 1 = interrupt pending downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 210 of 276 register name: tim1 register description: transmit interrupt mask register 1 register address: 1a0h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tesf tesem tslip tslc96 tpdv tmf lotcc lotc tesf tesem tslip taf tmf lotcc lotc default 0 0 0 0 0 0 0 0 bit 7: transmit elastic store full event (tesf). 0 = interrupt masked 1 = interrupt enabled bit 6: transmit elastic store empty event (tesem). 0 = interrupt masked 1 = interrupt enabled bit 5: transmit elastic store slip occurrence event (tslip). 0 = interrupt masked 1 = interrupt enabled bit 4: transmit slc-96 multiframe event (tslc96) (t1 mode only). 0 = interrupt masked 1 = interrupt enabled bit 3 (t1 mode): transmit pulse density violation event (tpdv). 0 = interrupt masked 1 = interrupt enabled bit 3 (e1 mode): transmit align frame event (taf). 0 = interrupt masked 1 = interrupt enabled bit 2: transmit multiframe event (tmf). 0 = interrupt masked 1 = interrupt enabled bit 1: loss of transmit clock clear condition (lotcc). 0 = interrupt masked 1 = interrupt enabled bit 0: loss of transmit clock condition (lotc). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 211 of 276 register name: tim2 register description: transmit interrupt mask register 2 (hdlc) register address: 1a1h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tfdle tudr tmend tlwms tnfs tudr tmend tlwms tnfs default 0 0 0 0 0 0 0 0 bit 4: transmit fdl register empty (tfdle) (t1 mode only). 0 = interrupt masked 1 = interrupt enabled bit 3: transmit fifo underrun event (tudr). 0 = interrupt masked 1 = interrupt enabled bit 2: transmit message end event (tmend). 0 = interrupt masked 1 = interrupt enabled bit 1: transmit fifo below low watermark set condition (tlwms). 0 = interrupt masked 1 = interrupt enabled bit 0: transmit fifo not full set condition (tnfs). 0 = interrupt masked 1 = interrupt enabled register name: tim3 register description: transmit interrupt mask register 3 (synchronizer) register address: 1a2h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name lofd default 0 0 0 0 0 0 0 0 bit 0: loss of frame synchronization detect (lofd). 0 = interrupt masked 1 = interrupt enabled downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 212 of 276 register name: t1tcd1 (t1 mode only) register description: transmit code definition register 1 register address: 1ach + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 bit 7: transmit code definition bit 7 (c7). first bit of the repeating pattern. bit 6: transmit code definition bit 6 (c6). bit 5: transmit code definition bit 5 (c5). bit 4: transmit code definition bit 4 (c4). bit 3: transmit code definition bit 3 (c3). bit 2: transmit code definition bit 2 (c2). a dont care if a 5-bit length is selected. bit 1: transmit code definition bit 1 (c1). a dont care if a 5- or 6-bit length is selected. bit 0: transmit code definition bit 0 (c0). a dont care if a 5-, 6-, or 7-bit length is selected. register name: t1tcd2 (t1 mode only) register description: transmit code definition register 2 register address: 1adh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name c7 c6 c5 c4 c3 c2 c1 c0 default 0 0 0 0 0 0 0 0 bit 7: transmit code definition bit 7 (c7). a dont care if a 5-, 6-, or 7-bit length is selected. bit 6: transmit code definition bit 6 (c6). a dont care if a 5-, 6-, or 7-bit length is selected. bit 5: transmit code definition bit 5 (c5). a dont care if a 5-, 6-, or 7-bit length is selected. bit 4: transmit code definition bit 4 (c4). a dont care if a 5-, 6-, or 7-bit length is selected. bit 3: transmit code definition bit 3 (c3). a dont care if a 5-, 6-, or 7-bit length is selected. bit 2: transmit code definition bit 2 (c2). a dont care if a 5-, 6-, or 7-bit length is selected. bit 1: transmit code definition bit 1 (c1). a dont care if a 5-, 6-, or 7-bit length is selected. bit 0: transmit code definition bit 0 (c0). a dont care if a 5-, 6-, or 7-bit length is selected. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 213 of 276 register name: trts2 register description: transmit real-time status register 2 (hdlc) register address: 1b1h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tempty tfull tlwm tnf default 0 0 0 0 0 0 0 0 note: all bits in this register are real time. bit 3: transmit fifo empty (tempty). a real-time bit that is set high when the fifo is empty. bit 2: transmit fifo full (tfull). a real-time bit that is set high when the fifo is full. bit 1: transmit fifo below low watermark condition (tlwm). set when the transmit 64-byte fifo empties beyond the low watermark as defined by t he transmit low watermark bits (tlwm). bit 0: transmit fifo not full condition (tnf). set when the transmit 64-byte fifo has at least one byte available. register name: tfba register description: transmit hdlc fifo buffer available register address: 1b3h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tfba6 tfba5 tfba4 tfba3 tfba2 tfba1 tfba0 default 0 0 0 0 0 0 0 0 bits 6 to 0: transmit fifo bytes available (tfba[6:0]). tfba0 is the lsb. register name: thf register description: transmit hdlc fifo register register address: 1b4h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name thd7 thd6 thd5 thd4 thd3 thd2 thd1 thd0 default 0 0 0 0 0 0 0 0 bit 7: transmit hdlc data bit 7 (thd7). msb of an hdlc packet data byte. bit 6: transmit hdlc data bit 6 (thd6). bit 5: transmit hdlc data bit 5 (thd5). bit 4: transmit hdlc data bit 4 (thd4). bit 3: transmit hdlc data bit 3 (thd3). bit 2: transmit hdlc data bit 2 (thd2). bit 1: transmit hdlc data bit 1 (thd1). bit 0: transmit hdlc data bit 0 (thd0). lsb of an hdlc packet data byte. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 214 of 276 register name: tds0m register description: transmit ds0 monitor register register address: 1bbh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name b1 b2 b3 b4 b5 b6 b7 b8 default 0 0 0 0 0 0 0 0 bits 7 to 0: transmit ds0 channel bits (b[1:8]). transmit channel data that has been selected by the transmit ds0 channel monitor select register ( tds0sel ). b8 is the lsb of the ds0 channel (last bit to be transmitted). register name: tbcs1, tbcs2, tbcs3, tbcs4 register description: transmit blank channel select registers 1 to 4 register address: 1c0h, 1c1h, 1c2h, 1c3h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tbcs1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tbcs2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tbcs3 name ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 tbcs4 (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: transmit blank channel select for channels 1 to 32 (ch[1:32]). 0 = transmit tser data from this channel 1 = ignore tser data from this channel note that when two or more sequential channels are chosen to be ignored, the receive slip zone select bit should be set to zero. if the ignore channels are distributed (such as 1, 5, 9, 13, 17, 21, 25, 29), the rszs bit can be set to one, which may provide a lower occurrence of slips in certain applications. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 215 of 276 register name: tcbr1, tcbr2, tcbr3, tcbr4 register description: transmit channel blocking registers 1 to 4 register address: 1c4h, 1c5h, 1c6h, 1c7h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) (lsb) name ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tcbr1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tcbr2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tcbr3 ch32 ch31 ch30 ch 29 ch28 ch27 ch26 ch25 (f-bit) tcbr4* (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: transmit channel blocking channels 1 to 32 control bits (ch[1:32]). 0 = force the tchblk pin to remain low during this channel time 1 = force the tchblk pin high during this channel time * note that tcbr4 has two functions: when 2.048mhz backplane mode is selected, this regist er allows the user to enable the channel blocking signal for any of the 32 possible backplane channels. when 1.544mhz backplane mode is selected, the lsb of this register determines whether or not the tchblk signal will pulse high during the f-bit time: tcbr4.0 = 0: do not pulse tchblk during the f-bit. tcbr4.0 = 1: pulse tchblk during the f-bit. in this mode, tcbr4.1 to tcbr4.7 should be set to 0. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 216 of 276 register name: thscs1, thscs2, thscs3, thscs4 register description: transmit hardware-signaling channel select registers 1 to 4 register address: 1c8h, 1c9h, 1cah, 1cbh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 thscs1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 thscs2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 thscs3 name ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 thscs4* (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: transmit hardware-signaling cha nnel select for channels 1 to 32 (ch[1:32]). these bits determine which channels have signaling data inserted from the tsig pin into the tser pcm data. 0 = do not source signaling data from the tsig pin for this channel 1 = source signaling data from the tsig pin for this channel *note that thscs4 is only used in 2.048mhz backplane applications. register name: tgccs1, tgccs2, tgccs3, tgccs4 register description: transmit gapped-clock channel select registers 1 to 4 register address: 1cch, 1cdh, 1ceh, 1cfh + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tgccs1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tgccs2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tgccs3 name ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 (f-bit) tgccs4* (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: transmit gapped-clock cha nnel select channels 1 to 32 (ch[1:32]). 0 = no clock is present on tchclk during this channel time 1 = force a clock on tchclk during this channel time. the clock will be synchronous with tclk if the elastic store is disabled, and synchronous with tsysclk if the elastic store is enabled. *note that tgccs4 has two functions: when 2.048mhz backplane mode is selected, this regi ster allows the user to enable the gapped clock on tchclk for any of the 32 possible backplane channels. when 1.544mhz backplane mode is selected, the lsb of this register determines w hether or not a clock is generated on tchclk during the f-bit time: tgccs4.0 = 0: do not generate a clock during the f-bit tgccs4.0 = 1: generate a clock during the f-bit in this mode, tgccs4.1 to tg ccs4.7 should be set to 0. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 217 of 276 register name: pcl1, pcl2, pcl3, pcl4 register description: per-channel loopback enable registers 1 to 4 register address: 1d0h, 1d1h, 1d2h, 1d3h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 pcl1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 pcl2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 pcl3 name ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 pcl4 (e1 mode only) default 0 0 0 0 0 0 0 0 bits 7 to 0: per-channel loopback enable for channels 1 to 32 (ch[1:32]). 0 = loopback disabled 1 = enable loopback; source data from the corresponding receive channel register name: tbpcs1, tbpcs2, tbpcs3, tbpcs4 register description: transmit bert port channel select registers 1 to 4 register address: 1d4h, 1d5h, 1d6h, 1d7h + (200h x n): where n = 0 to 7, for ports 1 to 8 bit # (msb) 7 6 5 4 3 2 1 0 (lsb) ch8 ch7 ch6 ch5 ch4 ch3 ch2 ch1 tbpcs1 ch16 ch15 ch14 ch13 ch12 ch11 ch10 ch9 tbpcs2 ch24 ch23 ch22 ch21 ch20 ch19 ch18 ch17 tbpcs3 name ch32 ch31 ch30 ch29 ch28 ch27 ch26 ch25 tbpcs4 (e1 mode only) default 0 0 0 0 0 0 0 0 setting any of the ch[1:32] bits in the tbpcs1:tbpcs4 registers will enable the tr ansmit bert clock for the associated channel time, and allow mapping of the selected channel data out of the receive bert port. multiple or all channels can be selected simultaneously. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 218 of 276 9.5 liu register definitions table 9-14. liu register set address name description r/w 1000h ltrcr liu transmit receive control register r/w 1001h ltitsr liu transmit impedance and pulse shape selection register r/w 1002h lmcr liu maintenance control register r/w 1003h lrsr liu real status register r 1004h lsimr liu status interrupt mask register r/w 1005h llsr liu latched status register r/w 1006h lrsl liu receive signal level register r 1007h lrismr liu receive impedance and sensit ivity monitor register r/w 1008hC101fh reserved note: reserved registers should only be written with all zeros. register name: ltrcr register description: liu transmit receive control register register address: 1000h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name jads japs1 japs0 t1j1e1s lsc default 0 0 0 0 0 0 0 0 bit 4: jitter attenuator depth select (jads). 0 = jitter attenuator fifo depth set to 128 bits. 1 = jitter attenuator fifo depth set to 32 bits. use for delay-sensitive applications. bits 3 and 2: jitter attenuator po sition select 1 and 0 (japs[1:0]). these bits are used to select the position of the jitter attenuator. japs1 japs0 function 0 0 jitter attenuator is in the receive path. 0 1 jitter attenuator is in the transmit path. 1 0 jitter attenuator is not used. 1 1 jitter attenuator is not used. bit 1: t1j1e1 selection (t1j1e1s). this bit configures the liu for e1 or t1/j1 operation. 0 = e1 1 = t1 or j1 bit 0: los criteria selection (lcs). this bit is used for liu los selection criteria. e1 mode: 0 = g.775 1 = ets 300 233 t1/j1 mode: 0 = t1.231 1 = t1.231 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 219 of 276 register name: ltitsr register description: liu transmit impedance and pulse shape selection register register address: 1001h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name timptoff timpl1 timpl0 l2 l1 l0 default 0 0 0 0 0 0 0 0 bit 6: transmit impedance off (timptoff). 0 = enable transmit terminating impedance. 1 = disable transmit terminating impedance. bits 5 and 4: transmit load impedance 1 and 0 (timpl[1:0]). these bits are used to select the transmit load impedance. these must be set to match the cable impedance. even if the internal load impedance is turned off (via timptoff); the external cable impedance must be spec ified for optimum operation. for j1 applications, use 110 . see table 9-15 . bits 2 to 0: line build-out select 2 to 0 (l[2:0]) . used to select the transmit waveshape. the waveshape has a voltage level and load impedance associated with it once the t1/j1 or e1 selection is made by settings in the ltrcr register. see table 9-16 . table 9-15. transmit loa d impedance selection timpl1 timpl0 impedance selection 0 0 75 0 1 100 1 0 110 1 1 120 table 9-16. transmit pulse shape selection l2 l1 l0 mode impedance nominal voltage 0 0 0 e1 75 2.37v 0 0 1 e1 120 3.0v l2 l1 l0 mode cable length max allowed cable loss 0 0 0 t1/j1 dsx-1/0db csu, 0ftC133ft abam 100 0.6db 0 0 1 t1/j1 dsx-1, 133ftC266ft abam 100 1.2db 0 1 0 t1/j1 dsx-1, 266ftC399ft abam 100 1.8db 0 1 1 t1/j1 dsx-1, 399ftC533ft abam 100 2.4db 1 0 0 t1/j1 dsx-1, 533ftC655ft abam 100 3.0db 1 0 1 t1/j1 -7.5db csu 1 1 0 t1/j1 -15db csu 1 1 1 t1/j1 -22.5db csu downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 220 of 276 register name: lmcr register description: liu maintenance control register register address: 1002h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tais atais llb alb rlb tpde rpde te default 0 0 0 0 0 0 0 0 bit 7: transmit ais (tais). alarm indication signal (ais) is sent using mclk as the reference clock. the transmit data coming from the framer is ignored. 0 = tais is disabled. 1 = output an unframed all-ones pa ttern (ais) at ttip and tring. bit 6: automatic transmit ais (atais). 0 = atais is disabled. 1 = automatically transmit ais on the occurrence of an liu los. bit 5: local loopback (llb). see section 8.11.5.2 for operational details. 0 = llb is disabled. 1 = llb is enabled. bit 4: analog loopback (alb). see section 8.11.5.1 for operational details. 0 = alb is disabled. 1 = alb is enabled. bit 3: remote loopback (rlb). see section 8.11.5.3 for operational details. 0 = remote loopback is disabled. 1 = remote loopback is enabled. in this loopback, received data passes all the way through the receive liu and is then transmitted back through the transmit side of the liu. data will cont inue to pass through the receive-side framer of the ds26528 as it would normally and the data from t he transmit side of the framer will be ignored. bit 2: transmit power-down enable (tpde). 0 = transmitter power enabled. 1 = transmitter powered down. ttip/tring outputs are high impedance. bit 1: receiver power-down enable (rpde). 0 = receiver power enabled. 1 = receiver powered down. bit 0: transmit enable (te). this function is overridden by the txenable pin. 0 = ttip/tring outputs are high impedance. 1 = ttip/tring outputs enabled. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 221 of 276 register name: lrsr register description: liu real status register register address: 1003h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name oeq ueq scs ocs loss default 0 0 0 0 0 0 0 0 bit 5: over equalized (oeq). the equalizer is over equalized. this can happen if there is very large unexpected resistive loss. this could result if mo nitor mode is used and the device is not placed in monitor mode. this indicator provides more qualitative information to the receive loss indicators. bit 4: under equalized (ueq). the equalizer is under equalized. a signal with a very high resistive gain is being applied. this indicator provides more qualitativ e information to the receive loss indicators. bit 2: short-circuit status (scs). a real-time bit that is set when the liu detects that the ttip and tring outputs are short-circuited. t he load resistance must be 25 (typically) or less for short-circuit detection. bit 1: open-circuit status (ocs). a real-time bit that is set when the liu detects that the ttip and tring outputs are open-circuited. bit 0: loss-of-signal status ( loss). a real-time bit that is set when the li u detects a los condition at rtip and rring. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 222 of 276 register name: lsimr register description: liu status interrupt mask register register address: 1004h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name jaltcim occim sccim loscim jaltsim ocdim scdim losdim default 0 0 0 0 0 0 0 0 bit 7: jitter attenuator limit trip clear interrupt mask (jaltcim). 0 = interrupt masked. 1 = interrupt enabled. bit 6: open-circuit clear interrupt mask (occim). 0 = interrupt masked. 1 = interrupt enabled. bit 5: short-circuit clear interrupt mask (sccim). 0 = interrupt masked. 1 = interrupt enabled. bit 4: loss of signal clear interrupt mask (loscim). 0 = interrupt masked. 1 = interrupt enabled. bit 3: jitter attenuator limit trip set interrupt mask (jaltsim). 0 = interrupt masked. 1 = interrupt enabled. bit 2: open-circuit detect interrupt mask (ocdim). 0 = interrupt masked. 1 = interrupt enabled. bit 1: short-circuit detect interrupt mask (scdim). 0 = interrupt masked. 1 = interrupt enabled. bit 0: loss of signal detect interrupt mask (losdim) . 0 = interrupt masked. 1 = interrupt enabled. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 223 of 276 register name: llsr register description: liu latched status register register address: 1005h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name jaltc occ scc losc jalts ocd scd losd default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. bit 7: jitter attenuator limit trip clear (jaltc). this latched bit is set when a ji tter attenuator limit trip condition was detected and then removed. bit 6: open-circuit clear (occ). this latched bit is set when an open-circuit condition was detected at ttip and tring and then removed. bit 5: short-circuit clear (scc). this latched bit is set when a short-ci rcuit condition was detected at ttip and tring and then removed. bit 4: loss of signal clear (losc). this latched bit is set when a loss-of-signal condition was detected at rtip and rring and then removed. bit 3: jitter attenuator limit trip set (jalts). this latched bit is set when the jitter attenuator limit trip condition is detected. bit 2: open-circuit detect (ocd). this latched bit is set when an open-circuit condition is detected at ttip and tring. this bit is not functional in t1 cs u operating modes (t1 lbo 5, lbo 6, and lbo 7). bit 1: short-circuit detect (scd). this latched bit is set when a short-circuit condition is detected at ttip and tring. this bit is not functional in t1 cs u operating modes (t1 lbo 5, lbo 6, and lbo 7). bit 0: loss of signal detect (losd). this latched bit is set when an los condition is detected at rtip and rring. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 224 of 276 register name: lrsl register description: liu receive signal level register register address: 1006h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rsl3 rsl2 rls1 rls0 default 0 0 0 0 0 0 0 0 bits 7 to 4: receiver signal level 3 to 0 (rsl[3:0]). real-time receive signal level as shown in table 9-17 . note that the range of signal levels repor ted the rsl[3:0] is limited by the equa lizer gain limit (egl) in short-haul applications. table 9-17. receive level indication receive level (db) rsl3 rsl2 rsl1 rsl0 t1 e1 0 0 0 0 > -2.5 > -2.5 0 0 0 1 -2.5 to -5 -2.5 to -5 0 0 1 0 -5 to -7.5 -5 to -7.5 0 0 1 1 -7.5 to -10 -7.5 to -10 0 1 0 0 -10 to -12.5 -10 to -12.5 0 1 0 1 -12.5 to -15 -12.5 to -15 0 1 1 0 -15 to -17.5 -15 to -17.5 0 1 1 1 -17.5 to -20 -17.5 to -20 1 0 0 0 -20 to -23 -20 to -23 1 0 0 1 -23 to -26 -23 to -26 1 0 1 0 -26 to -29 -26 to -29 1 0 1 1 -29 to -32 -29 to -32 1 1 0 0 -32 to -36 -32 to -36 1 1 0 1 < -36 -36 to -40 1 1 1 0 -40 to -44 1 1 1 1 < -44 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 225 of 276 register name: lrismr register description: liu receive impedance and sensitivity monitor register register address: 1007h + (20h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rg703 rimpoff rimpm1 ri mpm0 rtr rmonen rsms1 rsms0 default 0 0 0 0 0 0 0 0 bit 7: receive g.703 clock enable (rg703). if this bit is set, the receiver expects a 2.048mhz or 1.544mhz clock from the rtip/rring, based on the selection of t1 (1.544) or e1 (2.048) mode in the ltrcr register. bit 6: receive impedance termination off (rimpoff). 0 = receive terminating impedance match is enabled. 1 = receive terminating impedance match is disabled. bits 5 and 4: receive impedance match 1 and 0 (rimpm[1:0]). these bits are used to select the receive impedance match value. these must be set according to th e cable impedance. even if the internal receive match impedance is turned off (rimpoff); the external cable impedance must be specified for optimum operation by rimpm1 to 0. see table 9-18 . bit 3: receiver turns ratio (rtr). 0 = receive transformer turns ratio is 1:1. 1 = receive transformer turns ratio is 2:1. this opt ion should only be used in short-haul applications. bit 2: receiver monitor mode enable (rmonen). 0 = disable receive monitor mode. 1 = enable receive monitor mode. resistive gain is added with the maximum sensitivity. the receiver sensitivity is determined by rsms1 and rsms0. bits 1 and 0: receiver sensitivity/monitor gain select 1 and 0 (rsms[1:0]). these bits are used to select the receiver sensitivity level and additional gain in monitoring applications. the monitor mode (rmonen) adds resistive gain to compensate for the signal lo ss caused by the isolation resistors. see table 9-19 and table 9-20 . table 9-18. receive impedance selection rimpm[1:0] receive impedance selected ( ) 00 75 01 100 10 110 11 120 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 226 of 276 table 9-19. receiver sensitivity sel ection with monitor mode disabled rmonen rsms[1:0] receiver monitor mode gain (db) receiver sensitivity (max cable loss allowed) (db) 0 00 0 12 0 01 0 18 0 10 0 30 0 11 0 36 for t1; 43 for e1 table 9-20. receiver sensitivity sel ection with monitor mode enabled rmonen rsms[1:0] receiver monitor mode gain (db) receiver sensitivity (max cable loss allowed) (db) 1 00 14 30 1 01 20 22.5 1 10 26 17.5 1 11 32 12 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 227 of 276 9.6 bert register definitions table 9-21. bert register set addr name description r/w 1100h bawc bert alternating word count rate register r 1101h brp1 bert repetitive pattern set register 1 r/w 1102h brp2 bert repetitive pattern set register 2 r/w 1103h brp3 bert repetitive pattern set register 3 r/w 1104h brp4 bert repetitive pattern set register 4 r/w 1105h bc1 bert control register 1 r/w 1106h bc2 bert control register 2 r/w 1107h bbc1 bert bit count register 1 r 1108h bbc2 bert bit count register 2 r 1109h bbc3 bert bit count register 3 r 110ah bbc4 bert bit count register 4 r 110bh bec1 bert error count register 1 r 110ch bec2 bert error count register 2 r 110dh bec3 bert error count register 3 r 110eh blsr bert latched status register r 110fh bsim bert status interrupt mask register r/w register name: bawc register description: bert alternating word count rate register register address: 1100h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name acnt7 acnt6 acnt5 acnt 4 acnt3 acnt2 acnt1 acnt0 default 0 0 0 0 0 0 0 0 bits 7 to 0: alternating word count rate bits 7 to 0 (acnt[7:0]). when the bert is programmed in the alternating word mode, the words will repeat for the count l oaded into this register, then flip to the other word and again repeat for the number of times loaded into this regist er. acnt0 is the lsb of the 8-bit alternating word count rate counter. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 228 of 276 register name: brp1 register description: bert repetitive pattern set register 1 register address: 1101h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rpat7 rpat6 rpat5 rpat 4 rpat3 rpat2 rpat1 rpat0 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert repetitive pattern set bits 7 to 0 (rpat[7:0]). rpat0 is the lsb of the 32-bit repetitive pattern. register name: brp2 register description: bert repetitive pattern set register 2 register address: 1102h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rpat15 rpat14 rpat13 rpat 12 rpat11 rpat10 rpat9 rpat8 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert repetitive pattern set bits 15 to 8 (rpat[15:8]). register name: brp3 register description: bert repetitive pattern set register 3 register address: 1103h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rpat23 rpat22 rpat21 rpat 20 rpat19 rpat18 rpat17 rpat16 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert repetitive pattern set bits 23 to 16 (rpat[23:16]). register name: brp4 register description: bert repetitive pattern set register 4 register address: 1104h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name rpat31 rpat30 rpat29 rpat 28 rpat27 rpat26 rpat25 rpat24 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert repetitive pattern set bits 31 to 24 (rpat[31:24]). rpat31 is the msb of the 32-bit repetitive pattern. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 229 of 276 register name: bc1 register description: bert control register 1 register address: 1105h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name tc tinv rinv ps2 ps1 ps0 lc resync default 0 0 0 0 0 0 0 0 bit 7: transmit pattern load (tc). a low-to-high transition loads the pattern generator with the pattern that is to be generated. this bit should be toggled from low to high whenever the host wishes to load a new pattern. must be cleared and set again for subsequent loads. bit 6:transmit invert data enable (tinv). 0 = do not invert the outgoing data stream 1 = invert the outgoing data stream bit 5:receive invert data enable (rinv). 0 = do not invert the incoming data stream 1 = invert the incoming data stream bits 4 to 2: pattern select bits 2 to 0 (ps[2:0]). these bits select data pattern used by the transmit and receive circuits. see table 9-22 . table 9-22. bert pattern select ps2 ps1 ps0 pattern definition 0 0 0 pseudorandom 2e7-1 0 0 1 pseudorandom 2e11-1 0 1 0 pseudorandom 2e15-1 0 1 1 pseudorandom pattern qrss. a 2 20 - 1 pattern with 14 consecutive zero restriction. 1 0 0 repetitive pattern 1 0 1 alternating word pattern 1 1 0 modified 55 octet (daly) pattern. the daly patte rn is a repeating 55 octet pattern that is byte-aligned into the active ds0 time slots. the pattern is defined in an atis (alliance for telecommunications industry solutions) committee t1 technical report number 25 (november 1993). 1 1 1 pseudorandom 2e-9-1 bit 1: load bit and error counter (lc). a low-to-high transition latches the current bit and error counts into the registers bbc1 , bbc2 , bbc3 , bbc4 and bec1 , bec2 , and bec3 , and clears the internal count. this bit should be toggled from low to high whenever the host wishes to begin a new acquisition period. must be cleared and set again for subsequent loads. bit 0: force resynchronization (resync). a low-to-high transition forces the receive bert synchronizer to resynchronize to the incoming data stream. this bit shoul d be toggled from low to high whenever the host wishes to acquire synchronization on a new pattern. must be cleared and set again for a subsequent resynchronization. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 230 of 276 register name: bc2 register description: bert control register 2 register address: 1106h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name eib2 eib1 eib0 sbe rpl3 rpl2 rpl1 rpl0 default 0 0 0 0 0 0 0 0 bits 7 to 5: error insert bits 2 to 0 (eib[2:0]). will automatically insert bit errors at the prescribed rate into the generated data pattern. can be used for verifying error detection features. see table 9-23 . table 9-23. bert error insertion rate eib2 eib1 eib0 error rate inserted 0 0 0 no errors automatically inserted 0 0 1 10e-1 0 1 0 10e-2 0 1 1 10e-3 1 0 0 10e-4 1 0 1 10e-5 1 1 0 10e-6 1 1 1 10e-7 bit 4: single bit error insert (sbe). a low-to-high transition will create a si ngle bit error. must be cleared and set again for a subsequent bit error to be inserted. bits 3 to 0: repetitive pattern length select 3 to 0 (rpl[3:0]). rpl0 is the lsb and rpl3 is the msb of a nibble that describes how long the repetitive pattern is. the valid range is 17 (0000) to 32 (1111). these bits are ignored if the receive bert is programmed for a pseudorandom pattern. to create repetitive patterns fewer than 17 bits in length, the user must set the length to an integer number of the desired length that is less than or equal to 32. for example, to create a 6-bit pattern, the user can set the length to 18 (0001) or to 24 (0111) or to 30 (1101). see table 9-24 . table 9-24. bert repetiti ve pattern length select length (bits) rpl3 rpl2 rpl1 rpl0 17 0 0 0 0 18 0 0 0 1 19 0 0 1 0 20 0 0 1 1 21 0 1 0 0 22 0 1 0 1 23 0 1 1 0 24 0 1 1 1 25 1 0 0 0 26 1 0 0 1 27 1 0 1 0 28 1 0 1 1 29 1 1 0 0 30 1 1 0 1 31 1 1 1 0 32 1 1 1 1 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 231 of 276 register name: bbc1 register description: bert bit count register 1 register address: 1107h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bbc7 bbc6 bbc5 bbc 4 bbc3 bbc2 bbc1 bbc0 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert bit counter bits 7 to 0 (bbc[7:0]). bbc0 is the lsb of the 32-bit counter. register name: bbc2 register description: bert bit count register 2 register address: 1108h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bbc15 bbc14 bbc13 bbc 12 bbc11 bbc10 bbc9 bbc8 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert bit counter bits 15 to 8 (bbc[15:8]). register name: bbc3 register description: bert bit count register 3 register address: 1109h + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bbc23 bbc22 bbc21 bbc 20 bbc19 bbc18 bbc17 bbc16 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert bit counter bits 23 to 16 (bbc[23:16]). register name: bbc4 register description: bert bit count register 4 register address: 110ah + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bbc31 bbc30 bbc29 bbc 28 bbc27 bbc26 bbc25 bbc24 default 0 0 0 0 0 0 0 0 bits 7 to 0: bert bit counter bits 31 to 24 (bbc[31:24]). bbc31 is the msb of the 32-bit counter. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 232 of 276 register name: bec1 register description: bert error count register 1 register address: 110bh + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ec7 ec6 ec5 ec4 ec3 ec2 ec1 ec0 default 0 0 0 0 0 0 0 0 bits 7 to 0: error counter bits 7 to 0 (ec[7:0]). ec0 is the lsb of the 24-bit counter. register name: bec2 register description: bert error count register 2 register address: 110ch + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ec15 ec14 ec13 ec12 ec11 ec10 ec9 ec8 default 0 0 0 0 0 0 0 0 bits 7 to 0: error counter bits 15 to 8 (ec[15:8]). register name: bec3 register description: bert error count register 3 register address: 110dh + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name ec23 ec22 ec21 ec20 ec19 ec18 ec17 ec16 default 0 0 0 0 0 0 0 0 bits 7 to 0: error counter bits 23 to 16 (ec[23:16]). ec23 is the msb of the 24-bit counter. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 233 of 276 register name: blsr register description: bert latched status register register address: 110eh + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bbed bbco beco bra1 bra0 brlos bsync default 0 0 0 0 0 0 0 0 note: all bits in this register are latched and can create interrupts. bit 6: bert bit-error-detected event (bbed). a latched bit that is set when a bit error is detected. the receive bert must be in synchronization for it to detect bit errors. bit 5: bert bit counter overflow event (bbco). a latched bit that is set when the 32-bit bert bit counter (bbc) overflows. bit 4: bert error counter overflow event (beco). a latched bit that is set when the 24-bit bert error counter (bec) overflows. bit 3: bert receive all-ones condition (bra1). a latched bit that is set wh en 32 consecutive ones are received. bit 2: bert receive all-zeros condition (bra0). a latched bit that is set when 32 consecutive zeros are received. bit 1: bert receive loss of synchronization condition (brlos). a latched bit that is set whenever the receive bert begins searching for a pattern. bit 0: bert in synchr onization condition (bsync). will be set when the incoming pattern matches for 32 consecutive bit positions. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 234 of 276 register name: bsim register description: bert status interrupt mask register register address: 110fh + (10h x n): where n = 0 to 7, for ports 1 to 8 bit # 7 6 5 4 3 2 1 0 name bbed bbco beco bra1 bra0 brlos bsync default 0 0 0 0 0 0 0 0 bit 6: bert bit-error-detected event (bbed). 0 = interrupt masked 1 = interrupt enabled bit 5: bert bit counter overflow event (bbco). 0 = interrupt masked 1 = interrupt enabled bit 4: bert error counter overflow event (beco). 0 = interrupt masked 1 = interrupt enabled bit 3: bert receive all-ones condition (bra1). 0 = interrupt masked 1 = interrupt enabledinterrupts on rising and falling edges bit 2: bert receive all-zeros condition (bra0). 0 = interrupt masked 1 = interrupt enabledinterrupts on rising and falling edges bit 1: bert receive loss of sy nchronization condition (brlos) 0 = interrupt masked 1 = interrupt enabledinterrupts on rising and falling edges bit 0: bert in synchronization condition (bsync). 0 = interrupt masked 1 = interrupt enabledinterrupts on rising and falling edges downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 235 of 276 10. functional timing 10.1 t1 receiver functional timing diagrams figure 10-1. t1 receive-side d4 timing figure 10-2. t1 recei ve-side esf timing frame# 1 234567891 01 11 212345 3 rsync 1 rsync rfsync 2 rsync note 1: rsync in the frame mode (riocr.0 = 0) and double-wide frame sync is not enabled (riocr.1 = 0). note 2: rsync in the frame mode (riocr.0 = 0) a nd double-wide frame sync is enabled (riocr.1 = 1). note 3: rsync in the mult iframe mode (riocr.0 = 1). 123456789101112 1 23 rfsync frame# rsync rsync rsync 13 14 15 16 17 18 19 20 21 22 23 24 1 2 3 4 5 note 1: rsync in the frame mode (riocr.0 = 0) and double-wide frame sync is not enabled (riocr.1 = 0). note 2: rsync in the frame mode (riocr.0 = 0) a nd double-wide frame sync is enabled (riocr.1 = 1). note 3: rsync in the mult iframe mode (riocr.0 = 1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 236 of 276 figure 10-3. t1 receive-side boundary timing (elastic store disabled) figure 10-4. t1 receive-side 1.544mhz b oundary timing (elastic store enabled) channel 23 channel 24 channel 1 channel 23 channel 24 channel 1 rclk rser rsync rfsync rsig rchclk rchblk 1 b a c/a d/b a c/a d/b lsb f msb msb lsb ab note 1: rchblk is programmed to block channel 24. rser channel 23 channel 24 channel 1 rchclk rchblk rsysclk rsync 2 3 rsync 1 rmsync rsig lsb f msb msb lsb channel 23 channel 24 channel 1 b a c/a d/b a c/a d/b ab note 1: rsync is in the output mode (riocr.2 = 0). note 2: rsync is in the input mode (riocr.2 = 1). note 3: rchblk is programmed to block channel 24. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 237 of 276 figure 10-5. t1 receive-side 2.048mhz b oundary timing (elastic store enabled) rser channel 1 rchclk rchblk rsysclk rsync channel 31 channel 32 1 3 4 rsync 2 rmsync rsig channel 31 channel 32 b a c/a d/b c/a d/b ab channel 1 lsb msb lsb note 1: rser data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to one. note 2: rsync is in the output mode (riocr.2 = 0). note 3: rsync is in the input mode (riocr.2 = 1). note 4: rchblk is programmed to block channel 1. note 5: the f-bit position is passed through the receive-side elastic store. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 238 of 276 figure 10-6. t1 receive-side inte rleave bus operationbyte mode rsync rser 1 rsig 1 rser 2 rsig 2 rser 3 rsig 3 fr1 ch 32 fr1 ch132 fr1 ch1 fr1 ch1 fr1 ch2 fr1 ch2 fr0 ch1 fr0 ch1 fr0 ch2 fr0 ch2 fr1 ch1 fr1 ch1 fr0 ch1 fr0 ch1 fr3 ch1 fr3 ch1 fr2 ch1 fr2 ch1 fr3 ch32 fr3 ch32 fr2 ch32 fr2 ch32 fr1 ch2 fr1 ch2 fr0 ch2 fr0 ch2 fr3 ch2 fr3 ch2 fr2 ch2 fr2 ch2 fr4 ch32 fr5 ch32 fr6 ch32 fr7 ch32 fr0 ch1 fr1 ch1 fr2 ch1 fr3 ch1 fr4 ch1 fr5 ch1 fr6 ch1 fr7 ch1 fr0 ch2 fr1 ch2 fr2 ch2 fr3 ch2 fr4 ch2 fr5 ch2 fr6 ch2 fr7 ch2 fr0 ch2 fr1 ch2 fr2 ch2 fr3 ch2 fr4 ch2 fr5 ch2 fr6 ch2 fr7 ch2 fr0 ch1 fr1 ch1 fr2 ch1 fr3 ch1 fr4 ch1 fr5 ch1 fr6 ch1 fr7 ch1 fr4 ch32 fr5 ch32 fr6 ch32 fr7 ch32 bit detail lsb msb lsb msb lsb msb abc/ad/b abc/ad/b abc/ad/b ab framer 3, channel 32 framer 0, channel 1 framer 1, channel 1 framer 3, channel 32 framer 0, channel 1 framer 1, channel 1 rser rsig rsync 4 sysclk notes: 1. 4.096 mhz bus configuration. 2. 8.192 mhz bus configuration. 3. 16.384 mhz bus configuration. 4. rsync is in the input mode (riocr.2 = 0). 5. shows system implementation with multiple ds26528 cores driving the backp lane. 6. though not shown, rchclk continues to mark the channel lsb for the framers acti ve period. 7. though not shown, rchblk continues to mark the blocked channels for the framers active period. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 239 of 276 figure 10-7. t1 receive-side inte rleave bus operationframe mode rsync rser 1 rsig 1 rser 2 rsig 2 rser 3 rsig 3 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr0 ch1-32 fr0 ch1-32 fr0 ch1-32 fr0 ch1-32 fr1 ch1-32 fr1 ch1-32 fr0 ch1-32 fr0 ch1-32 fr3 ch1-32 fr3 ch1-32 fr2 ch1-32 fr2 ch1-32 fr3 ch1-32 fr3 ch1-32 fr2 ch1-32 fr2 ch1-32 fr1 ch1-32 fr1 ch1-32 fr0 ch1-32 fr0 ch1-32 fr3 ch1-32 fr3 ch1-32 fr2 ch1-32 fr2 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 bit detail lsb msb lsb msb lsb msb a b c/ad/b a b c/ad/b a b c/ad/b ab framer 3, channel 32 framer 0, channel 1 framer 0, channel 2 framer 3, channel 32 framer 0, channel 1 framer 0, channel 2 rser rsig rsync 4 sysclk notes: 1. 4.096 mhz bus configuration. 2. 8.192 mhz bus configuration. 3. 16.384 mhz bus configuration. 4. rsync is in the input mode (riocr.2 = 0). 5. shows system implementation with multiple ds2 6528 cores driving the backplane. 6. though not shown, rchclk continues to mark the channel lsb for the framers active period. 7. though not shown, rchblk continues to mark the blocked channels for the framers active period. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 240 of 276 10.2 t1 transmitter functional timing diagrams figure 10-8. t1 transm it-side d4 timing figure 10-9. t1 transmit-side esf timing 12345678910111212345 1 23 tssync frame# tsync tsync tsync note 1: tsync in the frame mode (tiocr.0 = 0) and double-wide frame sync is not enabled (tiocr.1 = 0). note 2: tsync in the frame mode (tiocr.0 = 0) a nd double-wide frame sync is enabled (tiocr.1 = 1). note 3: tsync in the multiframe mode (tiocr.0 = 1). 123456789101112 1 23 tssync frame# tsync tsync tsync 13 14 15 16 17 18 19 20 21 22 23 24 1 2 3 4 5 note 1: tsync in the frame mode (tiocr.0 = 0) and double-wide frame sync is not enabled (tiocr.1 = 0). note 2: tsync in the frame mode (tiocr.0 = 0) a nd double-wide frame sync is enabled (tiocr.1 = 1). note 3: tsync in the multiframe mode (tiocr.0 = 1). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 241 of 276 figure 10-10. t1 transmit-side boundary timing (elastic store disabled) figure 10-11. t1 transmit-side 1.544mhz b oundary timing (elastic store enabled) lsb f msb lsb msb lsb msb channel 1 channel 2 channel 1 channel 2 a bc/ad/b a bc/ad/b tclk tser tsync tsync tsig tchclk tchblk d/b 12 3 note 1: tsync is in the output mode (tiocr.2 = 1). note 2: tsync is in the input mode (tiocr.2 = 0). note 3: tchblk is progr ammed to block channel 2. lsb f msb lsb msb channel 1 channel 24 a b c/a d/b a b c/a d/b tsysclk tser tssync tsig tchclk tchblk channel 23 a channel 23 channel 24 channel 1 1 note 1: tchblk is progr ammed to block channel 24. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 242 of 276 figure 10-12. t1 transmit-side 2.048mhz boundary timing (elastic store enabled) lsb f 3 lsb msb channel 1 channel 32 a b c/a d/b a b c/a d/b tsysclk tser tssync tsig tchclk tchblk channel 31 a channel 31 channel 32 channel 1 1 2 note 1: tser data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored. note 2: tchblk is programme d to block channels 31 and 1. note 3: the f-bit position for the t1 frame is sampled and passed through the transmit-side elastic store into the msb bit position of cha nnel 1. (normally the transmit-side formatter overwrites the f-bit position unless the forma tter is programmed to pass through the f-bit position). downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 243 of 276 figure 10-13. t1 transmit-side inte rleave bus operationbyte mode tsync tser 1 tsig 1 tser 2 tsig 2 tser 3 tsig 3 fr1 ch 32 fr1 ch132 fr1 ch1 fr1 ch1 fr1 ch2 fr1 ch2 fr0 ch1 fr0 ch1 fr0 ch2 fr0 ch2 fr1 ch1 fr1 ch1 fr0 ch1 fr0 ch1 fr3 ch1 fr3 ch1 fr2 ch1 fr2 ch1 fr3 ch32 fr3 ch32 fr2 ch32 fr2 ch32 fr1 ch2 fr1 ch2 fr0 ch2 fr0 ch2 fr3 ch2 fr3 ch2 fr2 ch2 fr2 ch2 fr4 ch32 fr5 ch32 fr6 ch32 fr7 ch32 fr0 ch1 fr1 ch1 fr2 ch1 fr3 ch1 fr4 ch1 fr5 ch1 fr6ch1 fr7 ch1 fr0 ch2 fr1 ch2 fr2 ch2 fr3 ch2 fr4 ch2 fr5 ch2 fr6 ch2 fr7 ch2 fr0 ch2 fr1 ch2 fr2 ch2 fr3 ch2 fr4 ch2 fr5 ch2 fr6 ch2 fr7 ch2 fr0 ch1 fr1 ch1 fr2 ch1 fr3 ch1 fr4 ch1 fr5 ch1 fr6ch1 fr7 ch1 fr4 ch32 fr5 ch32 fr6 ch32 fr7 ch32 bit detail lsb msb lsb msb lsb msb abc/ad/b abc/ad/b abc/ad/b ab framer 3, channel 32 framer 0, channel 1 framer 1, channel 1 framer 3, channel 32 framer 0, channel 1 framer 1, channel 1 tser tsig tsync 4 sysclk notes: 1. 4.096 mhz bus configuration. 2. 8.192 mhz bus configuration. 3. 16.384 mhz bus configuration. 4. tsync is in the input mode (tiocr.2 = 0). 5. though not shown, tchclk continues to mark the channel lsb for the framers active period. 6. though not shown, tchblk continues to mark the blocked channels for the framers active period. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 244 of 276 figure 10-14. t1 transmit inte rleave bus operationframe mode tsync tser 1 tsig 1 tser 2 tsig 2 tser 3 tsig 3 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr1 ch1-32 fr0 ch1-32 fr0 ch1-32 fr0 ch1-32 fr0 ch1-32 fr1 ch1-32 fr1 ch1-32 fr0 ch1-32 fr0 ch1-32 fr3 ch1-32 fr3 ch1-32 fr2 ch1-32 fr2 ch1-32 fr3 ch1-32 fr3 ch1-32 fr2 ch1-32 fr2 ch1-32 fr1 ch1-32 fr1 ch1-32 fr0 ch1-32 fr0 ch1-32 fr3 ch1-32 fr3 ch1-32 fr2 ch1-32 fr2 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr0 ch1-32 fr1 ch1-32 fr2 ch1-32 fr3 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 fr4 ch1-32 fr5 ch1-32 fr6 ch1-32 fr7 ch1-32 bit detail lsb msb lsb msb lsb msb abc/ad/b abc/ad/b abc/ad/b ab framer 3, channel 32 framer 0, channel 1 framer 0, channel 2 framer 3, channel 32 framer 0, channel 1 framer 0, channel 2 tser tsig tsync 4 sysclk notes: 1. 4.096 mhz bus configuration. 2. 8.192 mhz bus configuration. 3. 16.384 mhz bus configuration. 4. tsync is in the input mode (tiocr.2 = 0). 5. though not shown, tchclk continues to mark the channel lsb for the framers active period. 6. though not shown, tchblk continues to mark the blocked channels for the framers active period. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 245 of 276 10.3 e1 receiver functional timing diagrams figure 10-15. e1 receive-side timing figure 10-16. e1 receive-side boundary timing (elastic store disabled) frame# 1 234567891 01 11 21 31 41 51 61 rsync 1 rsync rfsync 2 note 1: rsync in frame mode (riocr.0 = 0). note 2: rsync in multiframe mode (riocr.0 = 1). note 3: this diagram assumes the cas mf begins in the raf frame. channel 32 channel 1 channel 2 channel 32 channel 1 channel 2 rclk rser rsync rfsync rsig rchclk rchblk 1 cd a lsb msb ab si 1 a sa4 sa5 sa6 sa7 sa8 b note 3 note 1: rchblk is programmed to block channel 1. note 2: shown is a rnaf frame boundary. note 3. rsig normally contains the cas mu ltiframe alignment nibble (0000) in channel 1. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 246 of 276 figure 10-17. e1 receive-side 1.544mhz b oundary timing (elastic store enabled) figure 10-18. e1 receive-side 2.048mhz boundary timing (elastic store enabled) rser channel 23/31 channel 24/32 channel 1/2 rchclk rchblk rsysclk rsync 2 3 rsync 1 rmsync lsb f msb msb lsb 4 note 1: data from the e1 channels 1, 5, 9, 13, 17, 21, 25, and 29 is dropped (channel 2 from the e1 link is mapped to channel 1 of the t1 link, etc.) and the f-bit position is added (forced to one). note 2: rsync in the output mode (riocr.2 = 0). note 3: rsync in the input mode (riocr.2 = 1). note 4: rchblk is programmed to block channel 24. rser channel 1 rchclk rchblk rsysclk rsync channel 31 channel 32 1 3 rsync 2 rmsync rsig channel 31 channel 32 c d ab channel 1 lsb msb lsb msb c d b a note 4 note 1: rsync in the output mode (riocr.2 = 0). note 2: rsync in the input mode (riocr.2 = 1). note 3: rchblk is programmed to block channel 1. note 4: rsig normally contains the cas mu ltiframe alignment nibble (0000) in channel 1. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 247 of 276 10.4 e1 transmitter functional timing diagrams figure 10-19. e1 transmit-side timing figure 10-20. e1 transmit-side boundary timing (elastic store disabled) 12345 678910 11 12 1 tssync frame# tsync tsync 13 14 15 16 12345 14 15 16 678910 2 note 1: tsync in frame mode (tiocr.0 = 0). note 2: tsync in multiframe mode (tiocr.0 = 1). note 3: this diagram assumes both the cas mf and the crc-4 mf begin with the taf frame. lsb msb lsb msb channel 1 channel 2 channel 1 channel 2 abcd tclk tser tsync tsync tsig tchclk tchblk 12 3 si 1 a sa4 sa5 sa6 sa7 sa8 d note 1: tsync in the output mode (tiocr.2 = 1). note 2: tsync in the input mode (tiocr.2 = 0). note 3: tchblk is progr ammed to block channel 2. note 4: the signaling data at tsig during cha nnel 1 is normally overwritten in the transmit formatter with the cas mf alignment nibble (0000). note 5: shown is a tnaf frame boundary. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 248 of 276 figure 10-21. e1 transmit-side 1.544mhz boundary timing (elastic store enabled) figure 10-22. e1 transmit-side 2.048mhz b oundary timing (elastic store enabled) lsb f msb lsb msb channel 1 channel 24 tsysclk tser tssync tchclk tchblk channel 23 1 2 note 1: the f-bit position in the tser data is ignored. note 2: tchblk is progr ammed to block channel 24. tser channel 1 tchclk tchblk tsysclk tsync channel 31 channel 32 2 1 tsig channel 31 channel 32 c d ab channel 1 lsb msb lsb msb c d b a note 1: tsync in the input mode (tiocr.2 = 0). note 2: tchblk is progr ammed to block channel 1. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 249 of 276 figure 10-23. e1 g.802 timing 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 0 31 32 ts # rsync tsync rchclk tchclk rchblk tchblk channel 26 channel 25 lsb msb rclk / rsysclk tclk / tsysclk rser / tser rchclk / tchclk rchblk / tchblk 12 0 note: rchblk or tchblk programmed to pulse high during time slots 1 through 15, 17 through 25, and bit 1 of time slot 26. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 250 of 276 11. operating parameters absolute maximum ratings voltage range on any lead with respect to v ss (except v dd ).-0.3v to +5.5v supply voltage (v dd ) range with respect to v ss ..-0.3v to +3.63v operating temperature range commercial (ds26528g)0 c to +70 c industrial (ds26528gn) -40c to +85c (note 1) storage temperature range... -55 c to +125c soldering temperature.s ee ipc/jedec j-std-020 specification this is a stress rating only and functional operation of the devic e at these or any other conditi ons above those indicated in t he operation sections of this specification is not implied. exposure to absolute maximum rating co nditions for extended periods of time may affect reliability. note 1: specifications to -40 c are guaranteed by design (gbd) and not production tested. table 11-1. recommended dc operating conditions (t a = -40 c to +85 c for ds26528gn.) parameter symbol conditions min typ max units logic 1 v ih 2.0 5.5 v logic 0 v il -0.3 +0.8 v supply v dd 3.135 3.3 3.465 v table 11-2. capacitance (t a = +25c) parameter symbol conditions min typ max units input capacitance c in 7 pf output capacitance c out 7 pf table 11-3. recommended dc operating conditions (v dd = 3.135v to 3.465v, t a = -40 c to +85 c.) parameter symbol conditions min typ max units supply current at 3.3v i dd (notes 2, 3) 510 875 ma input leakage i il -10.0 +10.0 a pullup pin input leakage i ilp (note 4) -500.0 +10.0 a tri-state output leakage i ol -10.0 +10.0 a output voltage (i o = -1.6ma) v oh 2.4 v output voltage (i o = +0.4ma) v ol 0.4 v note 2: rclk1-n = tclk1-n = 2.048mhz. note 3: max power dissipation is measured with both ports transmi tting an all-ones data pattern with a transmitter load of 100 . note 4: pullup pins include digioen, jtrst , jtms, and jtdi. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 251 of 276 11.1 thermal characteristics table 11-4. thermal characteristics parameter conditions min typ max units ambient temperature (note 1) -40 +85 c junction temperature +125 c theta-ja ( ja ) in still air for 256-pin te-csbga (note 2) +17.5 c/w note 1: the package is mounted on a four-layer jedec standard test board. note 2: theta-ja ( ja ) is the junction-to-ambient thermal resistance, when t he package is mounted on a four-layer jedec standard test board. 11.2 line interface characteristics table 11-5. transmitter characteristics parameter symbol conditions min typ max units e1 75 2.13 2.37 2.61 e1 120 2.70 3.00 3.30 t1 100 2.40 3.00 3.60 output mark amplitude v m j1 110 2.40 3.00 3.60 v output zero amplitude v s (note 1) -0.3 +0.3 v transmit amplitude variation with supply -1 +1 % table 11-6. receiver characteristics parameter symbol conditions min typ max units cable attenuation attn 43 db 192 192 allowable zeros before loss (note 1) 2048 24 192 allowable ones before loss (note 2) 192 note 1: 192 zeros for t1 and t1.231 specification compliance. 192 zeros for e1 and g.775 specification compliance. 2048 zeros for ets 300 233 compliance. note 2: 24 ones in 192-bit period for t1.231; 192 ones for g.775; 192 ones for ets 300 233. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 252 of 276 12. ac timing characteristics unless otherwise noted, all timing numbers assume 20pf test load on output signals, 40pf test load on bus signals. 12.1 microprocessor bus ac characteristics table 12-1. ac characteristi csmicroprocessor bus timing (v dd = 3.3v 5%, t a = -40c to +85c.) (note 1) (see figure 12-1 , figure 12-2 , figure 12-3 , and figure 12-4 .) parameter symbol conditions min typ max units setup time for a[12:0] valid to csb active t1 0 ns setup time for csb active to either rdb , or wrb active t2 0 ns delay time from either rdb or dsb active to d[7:0] valid t3 (note 2) 125 ns hold time from either rdb or wrb inactive to csb inactive t4 0 ns hold time from csb or rdb or dsb inactive to d[7:0] tri-state t5 5 20 ns wait time from wrb active to latch data t6 40 ns data setup time to wrb inactive t7 10 ns data hold time from wrb inactive t8 2 ns address hold from wrb inactive t9 0 ns write access to subsequent write/read access delay time t10 (note 2) 80 ns note 1: the timing parameters in this table are guaranteed by design (gbd). note 2: if supplying a 1.544mhz mclk, the freqsel bit must be set to meet this timing. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 253 of 276 figure 12-1. intel bus read timing (bts = 0) figure 12-2. intel bus write timing (bts = 0) t2 t3 a ddress valid data valid t4 t9 t5 t10 a [12:0] d[7:0] c s b r d b w r b t1 t2 t6 a ddress valid t4 t9 t10 a [12:0] d[7:0] c s b r d b w r b t7 t8 t1 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 254 of 276 figure 12-3. motorola bus read timing (bts = 1) figure 12-4. motorola bus write timing (bts = 1) t2 t3 a ddress valid data valid t4 t9 t5 t10 a [12:0] d[7:0] c s b d s b r w b t1 t2 t6 a ddress valid t4 t9 t10 a [12:0] d[7:0] c s b r w b d s b t7 t8 t1 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 255 of 276 table 12-2. receiver ac characteristics (v dd = 3.3v 5%, t a = -40c to +85c.) (note 1) (see figure 12-5 , figure 12-6 , and figure 12-7 .) parameter symbol conditions min typ max units (note 2) 648 rclk period t cp (note 3) 488 ns t ch 125 rclk pulse width t cl 125 ns (note 4) 60 648 rsysclk period t sp (note 5) 60 488 ns t sh 30 rsysclk pulse width t sl 30 ns rsync setup to rsysclk falling t su 20 t sh - 5 ns rsync pulse width t pw 50 ns rtip:rring setup to rclk falling t su 20 ns rtip:rring hold from rclk falling t hd 20 ns delay rclk to rser, rsig valid t d1 50 ns delay rclk to rchclk, rsync, rchblk, rfsync t d2 50 ns delay rsysclk to rser, rsig valid t d3 50 ns delay rsysclk to rchclk, rchblk, rmsync, rsync t d4 50 ns note 1: the timing parameters in this table are guaranteed by design (gbd). note 2: t1 mode. note 3: e1 mode. note 4: rsysclk = 1.544mhz. note 5: rsysclk = 2.048mhz. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 256 of 276 figure 12-5. receive framer timingbackplane (t1 mode) t d1 1 t d2 rser/rsig rchclk rchblk rsync rclk rfsync/rmsync f-bit t d2 t d2 t d2 note 1: rsync is in the output mode. note 2: no relationship between rchclk a nd rchblk and other signals is implied. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 257 of 276 figure 12-6. receive-side timing, elastic store enabled (t1 mode) figure 12-7. receive fram er timingline side rtip, rring rclk cl t t cp ch t t su t hd note 1: rsync is in the output mode. note 2: rsync is in the input mode. note 3: f-bit when riocr.4 = 0, msb of ts0 when riocr.4 = 1. t d3 t d4 t d4 t d4 t t su hd rser/rsig rchclk rchblk rsync 1 rsync 2 rsysclk sl t t sp sh t t d4 rmsync see note 3 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 258 of 276 table 12-3. transmit ac characteristics (v dd = 3.3v 5%, t a = -40c to +85c.) (note 1) (see figure 12-8 , figure 12-9 , figure 12-10 , and figure 12-11 .) parameter symbol conditions min typ max units (note 2) 648 tclk period t cp (note 3) 488 ns t ch 125 tclk pulse width t cl 125 ns (note 4) 60 648 tsysclk period t sp (note 5) 60 448 ns t sh 30 tsysclk pulse width t sl 30 ns tsync or tssyncio setup to tclk or tsysclk falling t su 20 t ch - 5 or t sh - 5 ns tsync or tssyncio pulse width t pw (note 6) 50 ns 488 244 122 tssyncio pulse width (notes 7, 8) t pw 61 ns tser, tsig setup to tclk, tsysclk falling t su 20 ns tser, tsig hold from tclk, tsysclk falling t hd 20 ns delay tclk to tchblk, tchclk, tsync t d2 50 ns delay tsysclk to tchclk, tchblk t d3 50 ns delay tclk to ttip, tring t d4 50 ns delay bpclk to tssyncio (note 7) t d5 5 ns note 1: the timing parameters in this table are guaranteed by design (gbd). note 2: t1 mode. note 3: e1 mode. note 4: rsysclk = 1.544mhz. note 5: rsysclk = 2.048mhz. note 6: tssyncio configured as an input ( gtcr2 .1 = 0). note 7: tssyncio configured as an output ( gtcr2 .1 = 1). note 8: varies depending on the frequency of bpclk. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 259 of 276 figure 12-8. transmit formatter timingbackplane 1 tclk tser/tsig tchclk t t cl t ch cp tsync tsync tchblk t d2 t d2 t d2 t t t su hd d1 t hd 2 teso t su note 1: tsync is in the output mode. note 2: tsync is in the input mode. note 3: tser is sampled on the falling edge of tc lk when the transmit-side elastic store is disabled. note 4: tchclk and tchblk are synchronous with tclk when the transmit-side elastic store is disabled. note 5: no relationship between tchclk a nd tchblk and the other signals is implied. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 260 of 276 figure 12-9. transmit formatter timing, elastic store enabled figure 12-10. bpclk timing bpclk tssyncio 1 t d5 notes: 1. tssyncio is configured as an output (gtcr2.tssyniosel = 1) figure 12-11. transmit formatter timingline side tclk ttip, tring t d3 t t cl t ch cp tsysclk tser tchclk t t sl t sh sp tssync tchblk t d3 t d3 t t t su hd su t hd note 1: tser is only sampled on the falling edge of tsysclk when the transmit-side elastic store is enabled. note 2: tchclk and tchblk are synchronous with tsysclk when the transmit-side elastic store is enabled. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 261 of 276 12.2 jtag interface timing table 12-4. jtag interface timing (v dd = 3.3v 5%, t a = -40c to +85c.) (note 1) (see figure 12-12 .) parameter symbol conditions min typ max units jtclk clock period t1 1000 ns jtclk clock high:low time t2:t3 (note 2) 50 500 ns jtclk to jtdi, jtms setup time t4 5 ns jtclk to jtdi, jtms hold time t5 2 ns jtclk to jtdo delay t6 2 50 ns jtclk to jtdo high-impedance delay t7 2 50 ns jtrst width low time t8 100 ns note 1: the timing parameters in this table are guaranteed by design (gbd). note 2: clock can be stopped high or low. figure 12-12. jtag interface timing diagram jtcl k t1 jtd0 t4 t5 t2 t3 t7 jtdi, jtms, j trs t t6 jtrst t8 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 262 of 276 12.3 system clock ac characteristics table 12-5. system clock ac charateristics parameter symbol conditions min typ max units 1.544 ref_clk frequency 2.048 mhz ref_clk duty cycle 40 60 % gapped clock frequency (note 1) 43 45 60 mhz gapped clock duty cycle 40 60 % note 1: the gapped clock is output on the rchclk pin when rescr .6 = 1. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 263 of 276 13. jtag boundary scan and test access port the ds26528 ieee 1149.1 design supports the standa rd instruction codes sample:preload, bypass, and extest. optional public instructions included are highz, clamp, and idcode. see table 13-1 . the ds26528 contains the following as required by ieee 1149.1 standar d test access port and boundary scan architecture. test access port (tap) tap controller instruction register bypass register boundary scan register device identification register the test access port has the necessary interface pins: jtrst , jtclk, jtms, jtdi, and jtdo. see the pin descriptions for details. figure 13-1. jtag func tional block diagram jtdi jtms jtclk j trst jtdo test access port controller v dd v dd v dd boundry scan register bypass register instruction register identification register mux select output enable 10k 10k 10k downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 264 of 276 13.1 tap controller state machine the tap controller is a finite state machine that responds to the logic level at jtms on the rising edge of jtclk. see figure 13-2 . 13.1.1 test-logic-reset upon power-up, the tap controller is in the test-logic-res et state. the instruction register contains the idcode instruction. all system logic of the device operates normally. 13.1.2 run-test-idle the run-test-idle is used between scan operations or duri ng specific tests. the instruction register and test registers remain idle. 13.1.3 select-dr-scan all test registers retain their previous state. with jtms low, a rising edge of jtclk moves the controller into the capture-dr state and initiates a scan sequence. jtms high during a rising edge on jtclk moves the controller to the select-ir-scan state. 13.1.4 capture-dr data can be parallel-loaded into the test data registers select ed by the current instruction. if the instruction does not call for a parallel load or the selected register does not allo w parallel loads, the test register remains at its current value. on the rising edge of jtclk, the controller goes to the shift-dr state if jtms is low, or it goes to the exit1-dr state if jtms is high. 13.1.5 shift-dr the test data register selected by t he current instruction is connected between jtdi and jtdo and shifts data one stage towards its serial output on each rising edge of jtclk. if a test register selected by the current instruction is not placed in the serial path, it maintains its previous state. 13.1.6 exit1-dr while in this state, a rising edge on jtclk puts the cont roller in the update-dr state, which terminates the scanning process, if jtms is high. a rising edge on jtclk with jtms low puts the controller in the pause-dr state. 13.1.7 pause-dr shifting of the test registers is halted while in this state. all test registers selected by the current instruction retain their previous state. the c ontroller remains in this state while jtms is low. a rising edge on jtclk with jtms high puts the controller in the exit2-dr state. 13.1.8 exit2-dr a rising edge on jtclk with jtms high while in this state puts the controller in the update-dr state and terminates the scanning process. a rising edge on jtclk with jtms low enters the shift-dr state. 13.1.9 update-dr a falling edge on jtclk while in the update-dr state latches the data from the shift register path of the test registers into the data output latches. this prevents changes at the parallel output due to changes in the shift register. 13.1.10 select-ir-scan all test registers retain their previous state. the inst ruction register remains unchanged during this state. with jtms low, a rising edge on jtclk moves the controller into the capture-ir state and initiates a scan sequence for the instruction register. jtms high during a rising edge on jtclk puts the controller back into the test-logic- reset state. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 265 of 276 13.1.11 capture-ir the capture-ir state is used to load the shift register in the instruction register with a fixed value. this value is loaded on the rising edge of jtclk. if jtms is high on t he rising edge of jtclk, the controller enters the exit1- ir state. if jtms is low on the rising edge of jtclk, the controller enters the shift-ir state. 13.1.12 shift-ir in this state, the shift register in the instruction register is connected between jtdi and jtdo and shifts data one stage for every rising edge of jtclk towards the serial outpu t. the parallel register, as well as all test registers, remains at their previous states. a rising edge on jtclk with jtms high moves the controller to the exit1-ir state. a rising edge on jtclk with jtms low keeps the controller in the shift-ir state while moving data one stage thorough the instruction shift register. 13.1.13 exit1-ir a rising edge on jtclk with jtms low puts the controller in the pause-ir state. if jtms is high on the rising edge of jtclk, the controller enters the update -ir state and terminates the scanning process. 13.1.14 pause-ir shifting of the instruction shift register is halted temporarily. with jtms high, a rising edge on jtclk puts the controller in the exit2-ir state. the controller remains in the pause-ir state if jtms is low during a rising edge on jtclk. 13.1.15 exit2-ir a rising edge on jtclk with jtms low puts the controller in the update-ir state. the controller loops back to shift-ir if jtms is high during a rising edge of jtclk in this state. 13.1.16 update-ir the instruction code shifted into the instruction shift regi ster is latched into the parallel output on the falling edge of jtclk as the controller enters this state. once latched, this instruction becomes the current instruction. a rising edge on jtclk with jtms low puts the controller in the run-test-idle state. with jtms high, the controller enters the select-dr-scan state. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 266 of 276 figure 13-2. tap controller state diagram 10 0 1 11 1 11 1 1 11 1 1 00 0 00 1 0 0 0 0 1 1 0 0 0 0 select dr-scan capture dr shift dr exit dr pause dr exit2 dr update dr select ir-scan capture ir shift ir exit ir pause ir exit2 ir update ir test logic reset run test/ idle 0 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 267 of 276 13.2 instruction register the instruction register contains a shift register as well as a latched parallel output, and is 3 bits in length. when the tap controller enters the shift-ir state, the instruction shift register will be connected between jtdi and jtdo. while in the shift-ir state, a rising edge on jtclk with jtms low will shift the data one stage towards the serial output at jtdo. a rising edge on jtclk in the exit1-ir stat e or the exit2-ir state with jtms high will move the controller to the update-ir state. the falling edge of that same jtclk will latch the data in the instruction shift register to the instruction parallel output. instructions supported by the ds26528 and its respective operational binary codes are shown in table 13-1 . table 13-1. instruction codes for ieee 1149.1 architecture instruction selected regi ster instruction codes sample:preload boundary scan 010 bypass bypass 111 extest boundary scan 000 clamp bypass 011 highz bypass 100 idcode device identification 001 13.2.1 sample:preload this is a mandatory instruction for the ieee 1149.1 specification. this in struction supports two functions. the digital i/os of the device can be sampled at the boundary scan register without interfering with the normal operation of the device by using the capture-dr state. sample:preload also allows the device to shift data into the boundary scan register via jtdi using the shift-dr state. 13.2.2 bypass when the bypass instruction is latched in to the parallel instruction register, jtdi connects to jtdo through the one-bit bypass test register. this allows data to pass fr om jtdi to jtdo without affecting the devices normal operation. 13.2.3 extest this allows testing of all interconnections to the device. when the extest instruction is latched in the instruction register, the following actions occur. once enabled via the update-ir state, the parallel outputs of all digital output pins will be driven. the boundary scan register will be connected between jtdi and jtdo. the capture-dr will sample all digital inputs into the boundary scan register. 13.2.4 clamp all digital outputs of the device will output data from the boundary scan parallel output while connecting the bypass register between jtdi and jtdo. the outputs will not change during the clamp instruction. 13.2.5 highz all digital outputs of the device will be placed in a high-impedance state. the bypass register will be connected between jtdi and jtdo. 13.2.6 idcode when the idcode instruction is latched into the parallel instruction register, the identification test register is selected. the device identification code will be loaded into the identification register on the rising edge of jtclk following entry into the capture-dr state. shift-dr can be used to shift the identification code out serially via jtdo. during test-logic-reset, the identification code is forced into the instruction registers parallel output. the id code will always have a 1 in the lsb position. t he next 11 bits identify the manufacturers jedec number and number of continuation bytes followed by 16 bits for the device and 4 bits for the version. downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 268 of 276 13.3 jtag id codes table 13-2. id code structure device revision id[31:28] device code id[27:12] manufacturers code id[11:1] required id[0] ds26528 consult factory 0000000000110111 00010100001 1 ds26524 consult factory 0000000000111001 00010100001 1 13.4 test registers ieee 1149.1 requires a mi nimum of two test registers: the bypass register and the boundary scan register. an optional test register has been included with the ds26528 design. this test register is the identification register and is used in conjunction with the idcode instruction and the test-logic-reset state of the tap controller. 13.4.1 boundary scan register this register contains both a shift register path and a la tched parallel output for all control cells and digital i/o cells, and is n bits in length. see table 13-3 for all the cell bit locations and definitions. 13.4.2 bypass register this is a single one-bit shift register used in conjunction with the bypass, clamp, and highz instructions, which provides a short path between jtdi and jtdo. 13.4.3 identification register the identification register contains a 32-bit shift register and a 32-bit latched parallel output. this register is selected during the idcode instruction and when the t ap controller is in the test-logic-reset state. table 13-3. boundary scan control bits cell# name type control cell 0 controlr 1 rser(1) output3 0 2 controlr 3 rm_rfsync(1) output3 2 4 rm_rfsync(1) observe_only 5 controlr 6 rsync(1) output3 5 7 rsync(1) observe_only 8 controlr 9 tsig(1) output3 8 10 tsig(1) observe_only 11 controlr 12 tsync(1) output3 11 13 tsync(1) observe_only 14 tser(1) observe_only 15 tclk(1) observe_only 16 controlr 17 tchblk_clk(1) output3 16 18 tchblk_clk(1) observe_only 19 controlr cell# name type control cell 20 rchblk_clk(2) output3 19 21 rchblk_clk(2) observe_only 22 controlr 23 rsig(2) output3 22 24 rsig(2) observe_only 25 controlr 26 rlf_ltc(2) output3 25 27 controlr 28 al_rsigf_flos(2) output3 27 29 controlr 30 rser(2) output3 29 31 controlr 32 rm_rfsync(2) output3 31 33 rm_rfsync(2) observe_only 34 controlr 35 rsync(2) output3 34 36 rsync(2) observe_only 37 controlr 38 tsig(2) output3 37 39 tsig(2) observe_only downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 269 of 276 cell# name type control cell 40 controlr 41 tsync(2) output3 40 42 tsync(2) observe_only 43 tser(2) observe_only 44 tclk(2) observe_only 45 controlr 46 tchblk_clk(2) output3 45 47 tchblk_clk(2) observe_only 48 mclk observe_only 49 controlr 50 refclkio output3 49 51 refclkio observe_only 52 controlr 53 bpclk output3 52 54 a(12) observe_only 55 a(11) observe_only 56 a(10) observe_only 57 digio_en observe_only 58 a(9) observe_only 59 a(8) observe_only 60 a(7) observe_only 61 a(6) observe_only 62 a(5) observe_only 63 a(4) observe_only 64 a(3) observe_only 65 a(2) observe_only 66 a(1) observe_only 67 a(0) observe_only 68 controlr 69 tchblk_clk(7) output3 68 70 tchblk_clk(7) observe_only 71 tclk(7) observe_only 72 tser(7) observe_only 73 controlr 74 tsync(7) output3 73 75 tsync(7) observe_only 76 controlr 77 tsig(7) output3 76 78 tsig(7) observe_only 79 controlr 80 rsync(7) output3 79 81 rsync(7) observe_only cell# name type control cell 82 controlr 83 rm_rfsync(7) output3 82 84 rm_rfsync(7) observe_only 85 controlr 86 rser(7) output3 85 87 controlr 88 al_rsigf_flos(7) output3 87 89 controlr 90 rlf_ltc(7) output3 89 91 controlr 92 rsig(7) output3 91 93 rsig(7) observe_only 94 controlr 95 rchblk_clk(7) output3 94 96 rchblk_clk(7) observe_only 97 controlr 98 tchblk_clk(8) output3 97 99 tchblk_clk(8) observe_only 100 tclk(8) observe_only 101 tser(8) observe_only 102 controlr 103 tsync(8) output3 102 104 tsync(8) observe_only 105 controlr 106 tsig(8) output3 105 107 tsig(8) observe_only 108 controlr 109 rsync(8) output3 108 110 rsync(8) observe_only 111 controlr 112 rm_rfsync(8) output3 111 113 rm_rfsync(8) observe_only 114 controlr 115 rser(8) output3 114 116 controlr 117 al_rsigf_flos(8) output3 116 118 controlr 119 rlf_ltc(8) output3 118 120 controlr 121 rclk(8) output3 120 122 rclk(8) observe_only 123 controlr downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 270 of 276 cell# name type control cell 124 rclk(7) output3 123 125 rclk(7) observe_only 126 controlr 127 rsig(8) output3 126 128 rsig(8) observe_only 129 controlr 130 rchblk_clk(8) output3 129 131 rchblk_clk(8) observe_only 132 controlr 133 rclk(6) output3 132 134 rclk(6) observe_only 135 controlr 136 rclk(5) output3 135 137 rclk(5) observe_only 138 resetb observe_only 139 txen_b observe_only 140 bts observe_only 141 rsysclk observe_only 142 controlr 143 tssyncio output3 142 144 tssyncio observe_only 145 tsysclk observe_only 146 controlr 147 rchblk_clk(6) output3 146 148 rchblk_clk(6) observe_only 149 controlr 150 rsig(6) output3 149 151 rsig(6) observe_only 152 controlr 153 rlf_ltc(6) output3 152 154 controlr 155 al_rsigf_flos(6) output3 154 156 controlr 157 rser(6) output3 156 158 controlr 159 rm_rfsync(6) output3 158 160 rm_rfsync(6) observe_only 161 controlr 162 rsync(6) output3 161 163 rsync(6) observe_only 164 controlr 165 tsig(6) output3 164 cell# name type control cell 166 tsig(6) observe_only 167 controlr 168 tsync(6) output3 167 169 tsync(6) observe_only 170 tser(6) observe_only 171 tclk(6) observe_only 172 controlr 173 tchblk_clk(6) output3 172 174 tchblk_clk(6) observe_only 175 controlr 176 rchblk_clk(5) output3 175 177 rchblk_clk(5) observe_only 178 controlr 179 rsig(5) output3 178 180 rsig(5) observe_only 181 controlr 182 rlf_ltc(5) output3 181 183 controlr 184 al_rsigf_flos(5) output3 183 185 controlr 186 rser(5) output3 185 187 controlr 188 rm_rfsync(5) output3 187 189 rm_rfsync(5) observe_only 190 controlr 191 rsync(5) output3 190 192 rsync(5) observe_only 193 controlr 194 tsig(5) output3 193 195 tsig(5) observe_only 196 controlr 197 tsync(5) output3 196 198 tsync(5) observe_only 199 tser(5) observe_only 200 tclk(5) observe_only 201 controlr 202 tchblk_clk(5) output3 201 203 tchblk_clk(5) observe_only 204 controlr 205 intb output3 204 206 d(7) output3 220 207 d(7) observe_only downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 271 of 276 cell# name type control cell 208 d(6) output3 220 209 d(6) observe_only 210 d(5) output3 220 211 d(5) observe_only 212 d(4) output3 220 213 d(4) observe_only 214 d(3) output3 220 215 d(3) observe_only 216 d(2) output3 220 217 d(2) observe_only 218 d(1) output3 220 219 d(1) observe_only 220 controlr 221 d(0) output3 220 222 d(0) observe_only 223 rdb_dsb observe_only 224 wrb_rwb observe_only 225 csb observe_only 226 controlr 227 tchblk_clk(4) output3 226 228 tchblk_clk(4) observe_only 229 tclk(4) observe_only 230 tser(4) observe_only 231 controlr 232 tsync(4) output3 231 233 tsync(4) observe_only 234 controlr 235 tsig(4) output3 234 236 tsig(4) observe_only 237 controlr 238 rsync(4) output3 237 239 rsync(4) observe_only 240 controlr 241 rm_rfsync(4) output3 240 242 rm_rfsync(4) observe_only 243 controlr 244 rser(4) output3 243 245 controlr 246 al_rsigf_flos(4) output3 245 247 controlr 248 rlf_ltc(4) output3 247 249 controlr cell# name type control cell 250 rsig(4) output3 249 251 rsig(4) observe_only 252 controlr 253 rchblk_clk(4) output3 252 254 rchblk_clk(4) observe_only 255 controlr 256 tchblk_clk(3) output3 255 257 tchblk_clk(3) observe_only 258 tclk(3) observe_only 259 tser(3) observe_only 260 controlr 261 tsync(3) output3 260 262 tsync(3) observe_only 263 controlr 264 tsig(3) output3 263 265 tsig(3) observe_only 266 controlr 267 rsync(3) output3 266 268 rsync(3) observe_only 269 controlr 270 rm_rfsync(3) output3 269 271 rm_rfsync(3) observe_only 272 controlr 273 rser(3) output3 272 274 controlr 275 al_rsigf_flos(3) output3 274 276 controlr 277 rlf_ltc(3) output3 276 278 controlr 279 rsig(3) output3 278 280 rsig(3) observe_only 281 controlr 282 rchblk_clk(3) output3 281 283 rchblk_clk(3) observe_only 284 controlr 285 rclk(4) output3 284 286 rclk(4) observe_only 287 controlr 288 rclk(3) output3 287 289 rclk(3) observe_only 290 controlr 291 rclk(2) output3 290 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 272 of 276 cell# name type control cell 292 rclk(2) observe_only 293 controlr 294 rclk(1) output3 293 295 rclk(1) observe_only 296 controlr 297 rchblk_clk(1) output3 296 298 rchblk_clk(1) observe_only cell# name type control cell 299 controlr 300 rsig(1) output3 299 301 rsig(1) observe_only 302 controlr 303 rlf_ltc(1) output3 302 304 controlr 305 al_rsigf_flos(1) output3 304 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 273 of 276 14. pin configuration figure 14-1. pin configur ation256-ball te-csbga 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 a ttip1 ttip1 tring1 rsync1 tchblk/ clk1 tsig2 refclkio a11 a7 a1 tsig7 rsig7 tsync8 tring8 ttip8 ttip8 b atvdd1 atvss1 tring1 tsync1 rchblk/ clk2 rsync2 mclk a10 a8 a2 tsync7 rser7 tclk8 tring8 atvss8 atvdd8 c rtip1 rring1 al/rsigf/ flos1 rmsync1/ rfsync1 tclk1 rmsync2/ rfsync2 tchblk/ clk2 a12 a6 a0 rsync7 rchblk/ clk7 tsig8 al/rsigf/ flos8 rring8 rtip8 d arvdd1 arvss1 rlf/ ltc1 rsig1 tsig1 rser2 tclk2 digioen a5 tchblk/ clk7 rmsync7/ rfsync7 tser8 rsync8 rlf/ ltc8 arvss8 arvdd e arvdd2 arvss2 rlf/ ltc2 rchblk/ clk1 rser1 rsig2 tser2 bpclk a4 tclk7 tchblk/ clk8 rmsync8/ rfsync8 rclk8 rlf/ ltc7 arvss7 arvdd7 f rtip2 rring2 al/rsigf/ flos2 rclk1 jtclk tser1 tsync2 a9 a3 tser7 rser8 rsig8 rclk7 al/rsigf/ flos7 rring7 rtip7 g atvdd2 atvss2 tring2 rclk2 dv dd dvdd dvdd dvdd dv dd dvdd dvdd dvdd rchblk/ clk8 tring7 atvss7 atvdd7 h ttip2 ttip2 tring2 jtdi dvddio dvddio acvdd dvdd dvdd dvddio dvddio dvss dvss tring7 ttip7 ttip7 j ttip3 ttip3 tring3 jtdo dvssio dvssio acvss dvss dvss dvssio dvssio resetb rclk6 tring6 ttip6 ttip6 k atvdd3 atvss3 tring3 jtms d vss dvss dvss dvss dvss d vss dvss dvss rclk5 trin g6 atvss6 atvdd6 l rtip3 rring3 al/rsigf/ flos3 rclk3 jtrst rchblk/ clk3 tchblk/ clk3 tclk4 d1 tclk5 tser 6 rsysclk txenable al/rsigf/ flos6 rring6 rtip6 m arvdd3 arvss3 rlf/ ltc3 rclk4 rsig3 tsync3 tsync4 rdb/ dsb d5 tser5 rser 5 rser6 bts rl/ fltc6 arvss6 arvdd6 n arvdd4 arvss4 rlf/ ltc4 rser3 rsync3 rser4 tser 4 d0 d6 tsync5 tclk6 rmsync6/ rfsync6 tssyncio rlf/ ltc5 arvss5 arvdd5 p rtip4 rring4 al/rsigf/ flos4 rmsync3/ rfsync3 tclk3 rmsync4/ rfsync4 tchblk4 d2 tchblk5 rmsync5/ rfsync5 tchblk/ clk6 rsync6 tsysclk al/rsigf/ flos5 rring5 rtip5 r atvdd4 atvss4 tring4 tser3 rsig4 tsig4 wrb/ rwb d4 intb rsync5 rsig5 tsig6 rsig6 tring5 atvss5 atvdd5 t ttip4 ttip4 tring4 tsig3 rchblk/ clk4 rsync4 csb d3 d7 tsig5 rchblk/ clk5 tsync6 rchblk/ clk6 tring5 ttip5 ttip5 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 274 of 276 15. package information (the package drawing(s) in this data sheet may not reflect the most current specifications. the package number provided for each package is a link to the latest package outline information.) 15.1 256-ball te-csbga ( 56-g6028-001 ) downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 275 of 276 16. document revision history revision date description pages changed 072304 new product release. 120204 1. corrected the default direct ion of riocr.rsio = 1 to show that the default direction of rsync is input. 2. added figure 13-3 for bpclk and tssyncio timing and updated table 13-3. 3. corrected figure 7-3 to show differ ent relationship of tssyncio depending on the operation mode (either input or output). 4. added section 9.9.6. 3 to provide more details on sa bit support. 5. modified rim7 register at address 0a6h fo r e1 mode document additional sa bit support. 6. added e1rsaimr (014h) for e1 mode to allow sa bit interrupt masks. 7. added sabits (06eh) register to indi cate the last valid sa bits received. 8. added sa6code (06fh) register to indicate the reported sa6 received pattern. 9. changed the recommended line interface cir cuit (figure 9-11) to match the telecom app note 324. 10. corrected the recommended supply decoupling capacitor values: changed the digital recommended value from 0.1 f to 0.01 f because the 0.01 f value was listed twice. 11. figure 8-1: added associated port number to each analog atvdd/atvss and arvdd/arvss pair to help clarify the recommended decoupling for these pins. note: the pin locations did not change, and the functional description did not change, the numbers 1-8 were only added for clarification purposes. 12. added a note to ttip and tring pin descriptions in table 8-1 to clarify that the two pins shown should tied together (for example, pins a1 and a2 for ttip1). 13. corrected the ais (blue alarm) set criteria fr om 5 or less zeros in a 3ms window to 4 or less zeros and changed the clear criteria from 6 or more zeros in a 3ms window to 5 or more zeros. this is defined in table 9-23. 14. added e1bcr1 and e1ebcr2 to table 9-22. 15. added note to indicate that transmit open circ uit detect and short circuit detect are not functional in the csu modes (t1 lbo 5, 6 and 7). this was added in the bit description of register llsr bit 1 (scd) and bit2 (ocd), as well as section 9.11.2.4. various pages removed references to rpos/rneg, tpos/tneg and replaced them with rtip/rring and ttip/tring for clarification. 251, 253, 254, 256 012405 corrected the typical current draw in section 12. 246 updated ordering information and absolute maximum ratings specs to show ds26528g and ds26528gn package variants. 1, 246 081805 replaced figure 9-11 with corrected recommended network interface. 73 added lead-free package (ds26528gn+) to ordering information table. 1 removed incorrect reference to jaclk in section 9.11.3. 79 changed idr register default value for bit 1 from 0 to 1 (rev a4). 114 071006 updated package information drawing and added link to online drawing. 269 added commercial range parts to ordering information table. 1 updated entire data sheet for typos and clarity to match the tex-family data sheets (ds26521, ds26522, ds26524). 102506 modified description of tfpt bit for tcr1 (t1 mode). 196 downloaded from: http:///
ds26528 octal t1/e1/j1 transceiver 276 of 276 maxim/dallas semiconductor cannot assume res ponsibility for use of any circuitry other than circuitry entirely embodied in a ma xim/dallas semiconductor product. no circuit patent licenses are implied. maxi m/dallas semiconductor reserves the right to change the circuitry and specifications without notice at any time. maxim integrated products, 120 san gabriel drive, sunnyvale, ca 94086 408-737-7600 ? 2007 maxim integrated products the maxim logo is a registered trademark of maxim integrated products, inc. the dallas logo is a registered trademark of dallas semiconductor corporation. document revision history (continued) revision date description pages changed corrected tsync1 ball (from b1 to b4). 20 corrected rsync3 and rsync4 (previously said rsync2 for both). 21 012307 figure 8-11: in note 4, changed s2/s3 to s3/s4 and changed s4/s5 to s5/s6; added note 6. 74 added note to rhc.rhr stating t hat the bit will clear automatically if rmmr.init_done has been set. 124 added note to t1rbocc.rbr stating that the bit will clear automatically if rmmr.init_done has been set. 129 072507 added note to thc1.thr stating that the bit will clear automat ically if tmmr.init_done has been set. 184 added e1rfrid (061h) and tfrid (161h) (previously incorrectly listed as reserved) to table 9-3 . 92, 95 added e1rfrid (061h) (previously incorrectly listed as reserved) and added tfrid (161h) (previously missing) to table 9-7 . 102, 106 added note 1 (specifications to -40 c are guaranteed by design and not production tested) to the absolute maximu m ratings for -40 c to +85 c temp range. 250 081707 added note 1 (timing parameters in the jtag table are gbd) to table 12-4 . 261 112907 elaborated on pin descriptions fo r tclk, tchclk, and rchclk. 20, 21, 23 downloaded from: http:///

▲Up To Search▲

Price & Availability of DS26528GNA5

	To Download DS26528GNA5 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .